





The Patent Office Concept House Cardiff Road Newport South Wales NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so e-registered.

accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, c.C. or PLC.

registration under the Companies Act does not constitute a new legal entity but merely states the company to certain additional company law rules.



Signed

devens.

Dated

22 March 2004

THIS PAGE BLANK (USPTO)

Patents Form 1/77

THE PATENT OFFICE

4 SEP 2003

The Patent Office Cardiff Road Newport

NP9 IRH


Request for grant of a patent

| | Your Reference | IMR/CEE/Y189 | 9 2 | 4 SEP 2003 |
|----|--|--|--|--|
| 2. | Application number | 0322323. | | E839425-4 D02846 0 0.00-0322323.7 |
| 3. | Full name, address and postcode of the or each Applicant Country/state of incorporation (if applicable) | Transitive Limit 5th Floor Alder 10 Noble Street London EC2V 7QJ | | 0 |
| | | Incorporated in: | United Kingdom | |
| 4. | Title of the invention | Partial Dead Co Program Code (| de Elimination Op Conversion | timizations for |
| 5. | Name of agent | APPLEYARD L | EES | |
| | Address for service in the UK to which all correspondence should be sent | 15 CLARE ROA HALIFAX HX1 2HY | ΔD | |
| | Patents ADP number | 190001 | | |
| 6. | Priority claimed to: | Country United Kingdom United Kingdom | Application number 03 09056.0 03 15164.4 | Date of filing 22 Apr 2003 30 Jun 2003 |
| | _ | <u> </u> | - | |
| 7. | Divisional status claimed from: | Number of parent app | olication | Date of filing |
| 8. | Is a statement of inventorship and of right to grant a patent required in support of this application? | YES - | · – | : · · · · · · · · · · · · · · · · · · · |

| 9. | Enter the number of sheets for any of the following items you are filing with this form. Do not count copies of the same document | |
|-----|---|--|
| | Continuation sheets of this form | |
| | Description | 89 — |
| | Claim(s) | 14 |
| | Abstract | 1 |
| | Drawing(s) | 17 11 5 |
| 10. | If you are also filing any of the following, state how many against each item | |
| | Priority documents | - |
| | Translation of priority documents | - |
| | Statement of inventorship and right to grant a patent (PF 7/77) | - - - |
| | Request for a preliminary examination and search (PF 9/77) | |
| | Request for substantive examination (PF 10/77) | |
| | Any other documents (please specify) | - - |
| 11. | | We request the grant of a patent on the basis of this application. Signature Date |
| | | APPLEYARD LEES 23 September 2003 |

12. Contact

Ian Robinson- 01422 330110



PARTIAL DEAD CODE ELIMINATION OPTIMIZATIONS FOR PROGRAM CODE CONVERSION

The subject invention relates generally to the field of computers and computer software and, more particularly, to program code conversion methods and apparatus useful, for example, in code translators, emulators and accelerators.

10

15

20

In both embedded and non-embedded CPU's, one finds predominant Instruction Set Architectures (ISAs) for which large bodies of software exist that could be "accelerated" for performance, or "translated" to a myriad of capable processors that could present better cost/performance benefits, provided that they could transparently access the relevant software. One also finds dominant CPU architectures that are locked in time to their ISA, and cannot evolve in performance or market reach. Such architectures would benefit from "Synthetic CPU" co-architecture.

Program code conversion methods and apparatus facilitate such acceleration, translation and coarchitecture capabilities and are addressed, for example, in the published patent application WO 99/03168 entitled Program Code Conversion.

According to the present invention there is provided an apparatus and method as set forth in the appended claims. Preferred features of the invention will be apparent from the dependent claims, and the description which follows.

The following is a summary of various aspects and advantages realizable according to various embodiments according to the invention. It is provided as an introduction to assist those skilled in the art to more rapidly assimilate the detailed design discussion that ensues and does not and is not intended in any way to limit the scope of the claims that are appended hereto.

In particular, the inventors have developed a number of optimization techniques directed at expediting program code conversion, particularly useful in connection with a run-time translator which employs translation of successive basic blocks of subject program code into target code wherein the target code corresponding to a first basic block is executed prior to generation of target code for the next basic block.

The translator creates an intermediate representation 20 of the subject code which may then be optimized for the target computing environment in order to more efficiently generate target code. In one such optimization referred to as "partial dead code elimination," an optimization technique is implemented to identify partially dead 25 register definitions within a block of program code being translated. The partial dead code elimination is optimization to the intermediate representation in the form of code motion for blocks of program code ending in non-computed branches or computed jumps. Target code for 30 dead child nodes of a partially dead definition is prevented from being generated, while target code for partially dead child nodes of a partially dead register definition is delayed from being generated until

after target code is generated for all fully live child nodes for the partially dead register definition.

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate presently preferred implementations and are described as follows:

Figure 1 is a block diagram of apparatus wherein embodiments of the invention find application;

Figure 2 is a schematic diagram illustrating a runtime translation process and corresponding IR (intermediate representation) generated during the process;

Figure 3 is a schematic illustrating a basic block data structure and cache according to an illustrative embodiment of the invention;

20

Figure 4 is a flow diagram illustrating an extended basic block process;

Figure 5 is a flow diagram illustrating isoblocking;

25

Figure 6 is a flow diagram illustrating group blocking and attendant optimizations;

Figure 7 is a schematic diagram of an example 30 illustrating group block optimization;

Figure 8 is a flow diagram illustrating run-time translation, including extended basic blocking, isoblocking, and group blocking;

Figure 9 is flow diagram illustrating another preferred embodiment of group blocking and attendant optimizations;

Figures 10A-10B are schematic diagrams showing an 10 example illustrating partial dead code elimination optimization;

Figure 11 is a flow diagram illustrating partial dead code elimination optimization;

15

30

Figure 12 is a flow diagram illustrating lazy byteswapping optimization;

Figures 13A-13C are schematic diagrams showing an example illustrating lazy byteswapping optimization;

Figure 14 is a block diagram of apparatus wherein embodiments of the invention find application; and

25 Figure 15 is a flow diagram illustrating an interpreting process.

Illustrative apparatus for implementing various novel features discussed below is shown in Figure 1. Figure 1 illustrates a target processor 13 including target registers 15 together with memory 18 storing a number of software components 19, 20, 21, and providing working storage 16 including a basic block cache 23, a global

the subject code 27, and 17 to register store The software components include an operating translated. system 20, the translator code 19, and translated code 21. The translator code 19 may function, for example, as an emulator translating subject code of one ISA translated code of another ISA or as an accelerator for translating subject code into translated code, each of the same ISA.

The translator 19, i.e., the compiled version of the 10 implementing the translator, and the source code translated code 21, i.e., the translation of the subject code 17 produced by the translator 19, run in conjunction with the operating system 20 such as, for example, UNIX 13, typically on the target processor 15 microprocessor or other suitable computer. appreciated that the structure illustrated in Figure 1 is exemplary only and that, for example, software, methods to the invention processes according residing within or beneath 20 implemented in code The subject code, translator code, operating system. operating system, and storage mechanisms may be any of a wide variety of types, as known to those skilled in the art.

25

30

In apparatus according to Figure 1, program code conversion is preferably performed dynamically, at runtime, while the translated code 21 is running. The translator 19 runs inline with the translated program 21. The execution path of the translation process is a control loop comprising the steps of: executing translator code 19, which translates a block of the subject code 17 into translated code 21, and then executing that block of

translated code; the end of each block of translated code contains instructions to return control back to In other words, the steps of translator code 19. translating and then executing the subject code are interlaced, such that only portions of the subject program 17 are translated at a time and the translated code of a first basic block is executed prior to the translation of The translator's fundamental subsequent basic blocks. unit of translation is the basic block, meaning that the translator 19 translates the subject code 17 one basic block at a time. A basic block is formally defined as a section of code with exactly one entry point and exactly one exit point, which limits the block code to a single For this reason, basic blocks are the control path. fundamental unit of control flow.

10

15

20

In the process of generating the translated code 21, intermediate representation ("IR") trees are generated based on the subject instruction sequence. IR trees are abstract representations of the expressions calculated and operations performed by the subject program. Later, translated code 21 is generated based on the IR trees.

The collections of IR nodes described herein colloquially referred to as "trees". We note that, 25 formally, such structures are in fact directed acyclic graphs (DAGs), not trees. The formal definition of a tree requires that each node have at most one parent. subexpression use common embodiments described elimination during IR generation, nodes will often have 30 multiple parents. For example, the IR of a flag-affecting instruction result may be referred to by two abstract

registers, those corresponding to the destination subject register and the flag result parameter.

5

10

15

20

25

For example, the subject instruction "add %r1, %r2, %r3" performs the addition of the contents of subject registers %r2 and %r3 and stores the result in subject register %r1. Thus, this instruction corresponds to the abstract expression "%r1 = %r2 + %r3". This example contains a definition of the abstract register %r1 with an add expression containing two subexpressions representing the instruction operands %r2 and %r3. In the context of a subject program 17, these subexpressions may correspond to other, prior subject instructions, or they may represent details of the current instruction such as immediate constant values.

When the "add" instruction is parsed, a new "+" corresponding to the generated, mathematical operator for addition. IR node The stores references to other IR nodes that represent the operands (represented in the IR as subexpression trees, often held in subject registers). The "+" node is itself referenced by the subject register whose value it defines %rl. the instruction's register for abstract (the destination register). For example, the center-right portion of Figure 20 shows the IR tree corresponding to the X86 instruction "add %ecx, %edx".

As those skilled in the art may appreciate, in one embodiment the translator 19 is implemented using an object-oriented programming language such as C++. For example, an IR node is implemented as a C++ object, and references to other nodes are implemented as C++

references to the C++ objects corresponding to those other nodes. An IR tree is therefore implemented as a collection of IR node objects, containing various references to each other.

5

10

15

20

in the embodiment under discussion, IR set of abstract registers. generation uses a abstract registers correspond to specific features of the For example, there is a unique subject architecture. abstract register for each physical register on subject architecture ("subject register"). there is a unique abstract register for each condition code flag present on the subject architecture. Abstract registers serve as placeholders for IR trees during IR For example, the value of subject register generation. %r2 at a given point in the subject instruction sequence is represented by a particular IR expression tree, which associated with the abstract register for subject In one embodiment, an abstract register is register %r2. implemented as a C++ object, which is associated with a particular IR tree via a C++ reference to the root node object of that tree.

In the example instruction sequence described above, generated already translator has 25 corresponding to the values of %r2 and %r3 while parsing precede the instructions that subject In other words, the subexpressions that instruction. the values of %r2 and %r3 are When generating the IR tree for represented as IR trees. 30 the "add %r1, %r2, %r3" instruction, the new "+" node contains references to the IR subtrees for %r2 and %r3.

the abstract implementation of registers divided between components in both the translator code 19 and the translated code 21. Within the translator 19, an "abstract register" is a placeholder used in the course of the abstract generation, such that register associated with the IR tree that calculates the value of the subject register to which the particular abstract register corresponds. As such, abstract registers in the translator may be implemented as a C++ object which contains a reference to an IR node object (i.e., an IR tree). The aggregate of all IR trees referred to by the abstract register set is referred to as the working IR forest ("forest" because it contains multiple abstract register roots, each of which refers to an IR tree). working IR forest represents a snapshot of the abstract operations of the subject program at a particular point in the subject code.

5

10

15

is a specific location within the global register store, to and from which subject register values are synchronized with the actual target registers. Alternatively, when a value has been loaded from the global register store, an abstract register in the translated code 21 could be understood to be a target register 15, which temporarily holds a subject register value during the execution of the translated code 21, prior to being saved back to the register store.

An example of program translation as described above is illustrated in Figure 2. Figure 2 shows the translation of two basic blocks of x86 instructions, and the corresponding IR trees that are generated in the

process of translation. The left side of Figure 2 shows the execution path of the translator 19 during translation. In step 151, the translator 19 translates a first basic block 153 of subject code into target code 21 and then, in step 155, executes that target code 21. When the target code 21 finishes execution, control is returned to the translator 19, step 157, wherein the translator translates the next basic block 159 of subject code 17 into target code 21 and then executes that target code 21, step 161, and so on.

5

10

15

20

25

30

In the course of translating the first basic block 153 subject code into target code, the translator 19 generates an IR tree 163 based on that basic block 153. In this case, the IR tree 163 is generated from the source instruction "add %ecx, %edx," which is a flag-affecting In the course of generating the IR tree 163, instruction. four abstract registers are defined by this instruction: the destination abstract register %ecx 167, the first flag-affecting instruction parameter 169, the second flagaffecting instruction parameter 171, and the flaqaffecting instruction result 173. The IR corresponding to the "add" instruction is a "+" operator 175 (i.e., arithmetic addition), whose operands are the subject registers %ecx 177 and %edx 179.

Thus, emulation of the first basic block 153 puts the flags in a pending state by storing the parameters and result of the flag-affecting instruction. The flag-affecting instruction is "add %ecx, %edx." The parameters of the instruction are the current values of emulated subject registers %ecx 177 and %edx 179. The "@" symbol preceding the subject register uses 177, 179 indicate that

the values of the subject registers are retrieved from the global register store, from the locations corresponding to %ecx and %edx, respectively, as these particular subject registers were not previously loaded by the current basic block. These parameter values are then stored in the first and second flag parameter abstract registers 169, 171. The result of the addition operation 175 is stored in the flag result abstract register 173.

10 After the IR tree is generated, the corresponding target code 21 is generated based on the IR. The process of generating target code 21 from a generic IR is well understood in the art. Target code is inserted at the end of the translated block to save the abstract registers, including those for the flag result 173 and the flag parameters 169, 171, to the global register store 27. After the target code is generated, it is then executed, step 155.

Figure 2 shows an example of translation and execution interlaced. The translator 19 first generates translated code 21 based on the subject instructions 17 of a first basic block 153, then the translated code for basic block 153 is executed. At the end of the first basic block 153, the translated code 21 returns control to the translator 19, which then translates a second basic block 159. The translated code 21 for the second basic block 161 is then executed. At the end of the execution of the second basic block 159, the translated code returns control to the translator 19, which then translates the next basic block, and so forth.

Thus, a subject program running under the translator 19 has two different types of code that execute in an interleaved manner: the translator code 19 and the translated code 21. The translator code 19 is generated by a compiler, prior to run-time, based on the high-level source code implementation of the translator 19. The translated code 21 is generated by the translator code 19, throughout run-time, based on the subject code 17 of the program being translated.

The representation of the subject processor state is likewise divided between the translator 19 and translated code 21 components. The translator 19 stores subject processor state in a variety of explicit programming language devices such as variables and/or objects; the compiler used to compile the translator determines how the state and operations are implemented in target code. The translated code 21, by comparison, stores subject processor state implicitly in target registers and memory locations, which are manipulated directly by the target instructions of the translated code 21.

For example, the low-level representation of the global register store 27 is simply a region of allocated memory. This is how the translated code 21 sees and interacts with the abstract registers, by saving and restoring between the defined memory region and various target registers. In the source code of the translator 19, however, the global register store 27 is a data array or an object which can be accessed and manipulated at a higher level. With respect to the translated code 21, there simply is no high-level representation.

In some cases, subject processor state which is static or statically determinable in the translator 19 is encoded directly into the translated code 21 rather than being calculated dynamically. For example, the translator 19 may generate translated code 21 that is specialized on the instruction type of the last flag-affecting instruction, meaning that the translator would generate different target code for the same basic block if the instruction type of the last flag-affecting instruction changed.

10

15

20

25

The translator 19 contains data structures corresponding to each basic block translation, particularly facilitates extended basic block, isoblock, group block, and cached translation state optimizations as Figure 3 illustrates such a basic hereafter described. block data structure 30, which includes a subject address 31, a target code pointer 33 (i.e., the target address of the translated code), translation hints 34, entry and exit conditions 35, a profiling metric 37, references to the data structures of the predecessor and successor basic blocks 38, 39, and an entry register map 40. Figure 3 further illustrates the basic block cache 23, which is a collection of basic block data structures, e.g., 30, 41, 42, 43, 44 . . . indexed by subject address. In one corresponding to a particular embodiment, the data translated basic block may be stored in a C++ object. translator creates a new basic block object as the basic block is translated.

30 The subject address 31 of the basic block is the starting address of that basic block in the memory space of the subject program 17, meaning the memory location where the basic block would be located if the subject

program 17 were running on the subject architecture. This is also referred to as the subject starting address. While each basic block corresponds to a range of subject addresses (one for each subject instruction), the subject starting address is the subject address of the first instruction in the basic block.

The target address 33 of the basic block is the memory location (starting address) of the translated code 21 in the target program. The target address 33 is also referred to as the target code pointer, or the target starting address. To execute a translated block, the translator 19 treats the target address as a function pointer which is dereferenced to invoke (transfer control to) the translated code.

10

15

20

30

The basic block data structures 30, 41, 42, 43, . . . are stored in the basic block cache 23, which is a repository of basic block objects organized by subject When the translated code of a basic block address. finishes executing, it returns control to the translator 19 and also returns the value of the basic block's destination (successor) subject address 31 to translator. To determine if the successor basic block has already been translated, the translator 19 compares the 31 the address against destination subject addresses 31 of basic blocks in the basic block cache 23 (i.e., those that have already been translated). blocks which have not been yet translated are translated and then executed. Basic blocks which have already been translated (and which have compatible entry conditions, as discussed below) are simply executed. Over time, many of the basic blocks encountered will already have been

translated, which causes the incremental translation cost to decrease. As such, the translator 19 gets faster over time, as fewer and fewer blocks require translation.

5 Extended Basic Blocks

One optimization applied according to the illustrative embodiment is to increase the scope of code generation by a technique referred to as "extended basic blocks." cases where a basic block A has only one successor block (e.g., basic block B), the translator may be able to statically determine (when A is decoded) the In such cases, basic blocks A and B are address of B. combined into a single block (A') which is referred to as Put differently, the extended an extended basic block. basic block mechanism can be applied to unconditional jumps whose destination is statically determinable; if a jump is conditional or if the destination cannot be statically determined, then a separate basic block must be An extended basic block may still formally be a basic block, because after the intervening jump from A to B is removed, the code of block A' has only a single flow of control, and therefore no synchronization is necessary at the AB boundary.

25

10

15

20

Even if A has multiple possible successors including B, extended basic blocks may be used to extend A into B for a particular execution in which B is the actual successor and B's address is statically determinable.

30

Statically determinable addresses are those the translator can determine at decode-time. During construction of a block's IR forest, an IR tree is

constructed for the destination subject address, which is associated with the destination address abstract register. If the value of destination address IR tree is statically determinable (i.e., does not depend on dynamic or run-time subject register values), then the successor block is statically determinable. For example, in the case of an unconditional jump instruction, the destination address (i.e., the subject starting address of the successor block) is implicit in the jump instruction itself; the subject address of the jump instruction plus the offset encoded in the jump instruction equals the destination address. Likewise, the optimizations of constant folding (e.g., $X + (2 + 3) \Rightarrow X + 5$) and expression folding (e.g., (X * 5) * 10 => X * 50) may cause an otherwise "dynamic" destination address to become statically determinable. The calculation of the destination address thus consists of extracting the constant value from the destination address IR.

10

15

30

is created, extended basic block Α′ When 20 translator subsequently treats it the same as any other basic block when performing IR generation, optimizations, code generation the Because and code generation. algorithms are operating on a larger scope (i.e., the code of basic blocks A and B combined), the translator 19 25 generates more optimal code.

As one of ordinary skill in the art will appreciate, decoding is the process of extracting individual subject instructions from the subject code. The subject code is stored as an unformatted byte stream (i.e., a collection of bytes in memory). In the case of subject architectures with variable-length instructions (e.g., X86), decoding

of identification instruction requires the first boundaries; in the case of fixed-length instruction identifying instruction boundaries architectures, the MIPS, every four bytes is trivial (e.g., on The subject instruction format is then instruction). applied to the bytes that constitute a given instruction to extract the instruction data (i.e., the instruction type, operand register numbers, immediate field values, and any other information encoded in the instruction). The process of decoding machine instructions of a known architecture from an unformatted byte stream using that architecture's instruction format is well understood in the art.

10

Figure 4 illustrates the creation of an extended basic 15 A set of constituent basic blocks which eligible to become an extended basic block is detected when the earliest eligible basic block (A) is decoded. the translator 19 detects that A's successor (B) statically determinable 51, it calculates B's starting 20 address 53 and then resumes the decoding process at the starting address of B. If B's successor (C) is determined to be statically determinable 55, the decoding process proceeds to the starting address of C, and so forth. statically course, if successor block is not 25 а determinable then normal translation and execution resume 61, 63, 65.

During all basic block decoding, the working IR forest includes an IR tree to calculate the subject address 31 of the current block's successor (i.e., the destination subject address; the translator has a dedicated abstract register for the destination address). In the case of an

extended basic block, to compensate for the fact that intervening jumps are being eliminated, as each new constituent basic block is assimilated by the decoding process, the IR tree for the calculation of that block's subject address is pruned 54 (Figure 4). In other words, when the translator 19 statically calculates B's address and decoding resumes at B's starting address, the IR tree corresponding to the dynamic calculation of B's subject address 31 (which was constructed in the course of decoding A) is pruned; when decoding proceeds to the starting address of C, the IR tree corresponding to C's subject address is pruned 59; and so forth. "Pruning" an IR tree means to remove any IR nodes which are depended on by the destination address abstract register and by no other abstract registers. Put differently, pruning breaks the link between the IR tree and the destination abstract register; any other links to the same IR tree remain In some cases, a pruned IR tree may also be unaffected. depended on by another abstract register, in which case the IR tree remains to preserve the subject program's execution semantics.

To prevent code explosion (traditionally, the mitigating factor against such code specialization techniques), the translator limits extended basic blocks to some maximum number of subject instructions. In one embodiment, extended basic blocks are limited to a maximum of 200 subject instructions.

30 Isoblocks

10

15

20

25

Another optimization implemented in the illustrated embodiment is so-called "isoblocking." According to this

technique, translations of basic blocks are parameterized, or specialized, on a compatibility list, which is a set of variable conditions that describe the subject processor state and the translator state. The compatibility list is different for each subject architecture, to take into account different architectural features. The actual values of the compatibility conditions at the entry and exit of a particular basic block translation are referred to as entry conditions and exit conditions, respectively.

10

15

20

25

30

If execution reaches a basic block which has already been translated but the previous translation's entry conditions differ from the current working conditions (i.e., the exit conditions of the previous block), then the basic block must be translated again, this time based on the current working conditions. The result is that the same subject code basic block is now represented by multiple target code translations. These different translations of the same basic block are referred to as isoblocks.

To support isoblocks, the data associated with each basic block translation includes one set of entry conditions 35 and one set of exit conditions 36 (Figure 3). In one embodiment, the basic block cache 23 is organized first by subject address 31 and then by entry conditions 35, 36 (Figure 3). In another embodiment, when the translator queries the basic block cache 23 for a subject address 31, the query may return multiple translated basic blocks (isoblocks).

Figure 5 illustrates the use of isoblocks. At the end of a first translated block's execution, the translated

5

10

15

20

25

30

code 21 calculates and returns the subject address of the next block (i.e., the successor) 71. Control is then returned to the translator 19, as demarcated by dashed In the translator 19, the basic block cache 23 is queried using the returned subject address 31, step 75. The basic block cache may return zero, one, or more than one basic block data structures with the same subject address 31. If the basic block cache 23 returns zero data structures (meaning that this basic block has not yet been translated), then the basic block must be translated, step 77, by the translator 19. Each data structure returned by the basic block cache 23 corresponds to a different translation (isoblock) of the same basic block of subject As illustrated at decision diamond 79, code. current exit conditions (of the first translated block) do match the entry conditions of any of structures returned by the basic block cache 23, then the basic block must be translated again, step 81, this time parameterized on those exit conditions. If the current exit conditions match the entry conditions of one of the data structures returned by the basic block cache 23, then that translation is compatible and can be executed without re-translation, step 83. In the illustrative embodiment, the translator 19 executes the compatible translated block by dereferencing the target address as a function pointer.

As noted above, basic block translations are preferably parameterized on a compatibility list. Exemplary compatibility lists will now be described for both the X86 and PowerPC architectures.

An illustrative compatibility list for the X86 architecture includes representations of: (1) lazy

propagation of subject registers; (2) overlapping abstract registers; (3) type of pending condition code flag-affecting instruction; (4) lazy propagation of condition code flag-affecting instruction parameters; (5) direction of string copy operations; (6) floating point unit (FPU) mode of the subject processor; and (7) modifications of the segment registers.

The compatibility list for the X86 architecture includes representations of any lazy propagation subject registers by the translator, also referred to as register aliasing. Register aliasing occurs when the translator knows that two subject registers contain the same value at a basic block boundary. As long as the subject register values remain the same, only one of the corresponding abstract registers is synchronized, saving it to the global register store. Until the saved subject register is overwritten, references to the nonsaved register simply use or copy (via a move instruction) the saved register. This avoids two memory accesses (save + restore) in the translated code.

10

15

20

25

30

The compatibility list for the X86 architecture includes representations of which of the overlapping abstract registers are currently defined. In some cases, the subject architecture contains multiple overlapping subject registers which the translator represents using multiple overlapping abstract registers. For example, variable-width subject registers are represented using multiple overlapping abstract registers, one access size. For example, the X86 "EAX" register can be accessed using any of the following subject registers, each of which has a corresponding abstract register: EAX (bits 31...0), AX (bits 15...0), AH (bits 15...8), and AL (bits 7...0).

The compatibility list for the X86 architecture includes representations of, for each integer and floating point condition code flag, whether the flag value is normalized or pending, and if pending the type of the pending flag-affecting instruction.

for the X86 architecture The compatibility list 10 aliasing representations of register includes condition code flag-affecting instruction parameters (if some subject register still holds the value of a flagaffecting instruction parameter, or if the value of the The second parameter is the same as the first). 15 representations of includes also compatibility list whether the second parameter is a small constant (i.e., an immediate instruction candidate), and if so its value.

X86 architecture The compatibility list for the 20 includes a representation of the current direction of string copy operations in the subject program. This condition field indicates whether string copy operations move upward or downward in memory. This supports code "strcpy()" function calls, of specialization 25 parameterizing translations on the function's direction argument.

The compatibility list for the X86 architecture includes a representation of the FPU mode of the subject processor. The FPU mode indicates whether subject floating-point instructions are operating in 32- or 64-bit mode.

compatibility list for the X86 architecture includes a representation of modifications of the segment All X86 instruction memory references are based on one of six memory segment registers: CS (code segment), DS (data segment), SS (stack segment), ES (extra segment), FS (general purpose segment), (general purpose segment). Under normal circumstances an application will not modify the segment registers. As such, code generation is by default specialized on the register values assumption that the segment It is possible, however, for a program to constant. registers, which case its segment in modify corresponding segment register compatibility bit will be translator to generate code causing the generalized memory accesses using the appropriate segment register's dynamic value.

10

15

30

An illustrative embodiment of a compatibility list for
the PowerPC architecture includes representations of: (1)
mangled registers; (2) link value propagation; (3) type of
pending condition code flag-affecting instruction; (4)
lazy propagation of condition code flag-affecting
instruction parameters; (5) condition code flag value
aliasing; and (6) summary overflow flag synchronization
state.

The compatibility list for the PowerPC architecture includes a representation of mangled registers. In cases where the subject code contains multiple consecutive memory accesses using a subject register for the base address, the translator may translate those memory accesses using a mangled target register. In cases where

subject program data is not located at the same address in target memory as it would have been in subject memory, the translator must include a target offset in every memory address calculated by the subject code. While the subject register contains the subject base address, a mangled target register contains the target address corresponding to that subject base address (i.e., subject base address + With register mangling, memory accesses target offset). can be translated more efficiently by applying the subject code offsets directly to the target base address, stored By comparison, without the in the mangled register. mangled register mechanism this scenario would require additional manipulation of the target code for each memory access, at the cost of both space and execution time. compatibility list indicates which abstract registers if any are mangled.

10

15

The compatibility list for the PowerPC architecture includes a representation of link value propagation. that call leaf functions (i.e., functions 20 functions), the function body may be extended (as with the extended basic block mechanism discussed above) into the Hence, the function body and the code call/return site. return are translated follows the function's This is also referred to as function return together. 25 specialization, because such a translation includes code from, and is therefore specialized on, the function's Whether a particular block translation used return site. the reflected in propagation is value link As such, when the translator encounters a conditions. 30 block whose translation used link value propagation, it must evaluate whether the current return site will be the same as the previous return site. Functions return to the same location from which they are called, so the call site and return site are effectively the same (offset by one or two instructions). The translator can therefore determine whether the return sites are the same by comparing the respective call sites; this is equivalent to comparing the subject addresses of the respective predecessor blocks (of the function block's prior and current executions). As such, in embodiments that support link value propagation, the data associated with each basic block translation includes a reference to the predecessor block translation (or some other representation of the predecessor block's subject address).

10

The compatibility list for the PowerPC architecture includes representations of, for each integer and floating point condition code flag, whether the flag value is normalized or pending, and if pending the type of the pending flag-affecting instruction.

The compatibility list for the PowerPC architecture 20 includes representations of register aliasing for flag-(if flag-affecting affecting instruction parameters instruction parameter values happen to be live in a subject register, or if the value of the second parameter is the same as the first). The compatibility list also 25 includes representations of whether the second parameter small constant (i.e., an immediate instruction candidate), and if so its value.

The compatibility list for the PowerPC architecture includes representations of register aliasing for the PowerPC condition code flag values. The PowerPC architecture includes instructions for explicitly loading

the entire set of PowerPC flags into a general purpose This explicit representation of the (subject) register. subject flag values in subject registers interferes with condition code flag emulation translator's compatibility list contains The optimizations. representation of whether the flag values are live in a subject register, and if so which register. generation, references to such a subject register while it holds the flag values are translated into references to the corresponding abstract registers. This mechanism eliminates the need to explicitly calculate and store the subject flag values in a target register, which in turn allows the translator to apply the standard condition code flaq optimizations.

15

20

30

10

The compatibility list for the PowerPC architecture includes a representation of summary overflow synchronization. This field indicates which of the eight summary overflow condition bits are current with the global summary overflow bit. When one of the PowerPC's eight condition fields is updated, if the global summary overflow is set, it is copied to the corresponding summary overflow bit in the particular condition code field.

25 Translation Hints

Another optimization implemented in the illustrative embodiment employs the translation hints 34 of the basic block data structure of Figure 3. This optimization proceeds from a recognition that there is static basic block data which is specific to a particular basic block, but which is the same for every translation of that block. For some types of static data which are expensive to

calculate, it is more efficient for the translator to calculate the data once, during the first translation of the corresponding block, and then store the result for future translations of the same block. Because this data is the same for every translation of the same block, it does not parameterize translation and therefore it is not formally part of the block's compatibility list (discussed above). Expensive static data is still stored in the data associated with each basic block translation, however, as it is cheaper to save the data than it is to recalculate. In later translations of the same block, even if the translator 19 cannot reuse a prior translation, the translator 19 can take advantage of these "translation hints" (i.e., the cached static data) to reduce the translation cost of the second and later translations.

In one embodiment, the data associated with each basic block translation includes translation hints, which are calculated once during the first translation of that block and then copied (or referred to) on each subsequent translation.

For example, in a translator 19 implemented in C++, translation hints may be implemented as a C++ object, in which case the basic block objects which correspond to different translations of the same block would each store a reference to the same translation hints object. Alternatively, in a translator implemented in C++, the basic block cache 23 may contain one basic block object per subject basic block (rather than per translation), with each such object containing or holding a reference to the corresponding translation hints; such basic block objects also contain multiple references to translation

objects that correspond to different translations of that block, organized by entry conditions.

Exemplary translation hints for the X86 architecture (1) initial instruction include representations of: prefixes; and (2) initial repeat prefixes. translation hints for the X86 architecture particularly include a representation of how many prefixes the first instruction in the block has. Some X86 instructions have prefixes which modify the operation of the instruction. This architectural feature makes it difficult (i.e., expensive) to decode an X86 instruction stream. Once the number of initial prefixes is determined during the first decoding of the block, that value is then stored by the translator 19 as a translation hint, so that subsequent translations of the same bock do not need to determine it anew.

10

15

30

The translation hints for the X86 architecture further
include a representation of whether the first instruction
in the block has a repeat prefix. Some X86 instructions
such as string operations have a repeat prefix which tells
the processor to execute that instruction multiple times.
The translation hints indicate whether such a prefix is
present, and if so its value.

In one embodiment, the translation hints associated with each basic block additionally include the entire IR forest corresponding to that basic block. This effectively caches all of the decoding and IR generation performed by the frontend. In another embodiment, the translation hints include the IR forest as it exists prior to being optimized. In another embodiment, the IR forest

is not cached as a translation hint, in order to conserve the memory resources of the translated program.

Group Blocks

5

10

15

20

25

30

Another optimization implemented in the illustrative translator embodiment is directed to eliminating program overhead resulting from the necessity to synchronize all abstract registers at the end of execution of each translated basic block. This optimization is referred to as group block optimization.

As discussed above, in basic block mode (e.g., Figure 2), state is passed from one basic block to the next using a memory region which is accessible to all translated code sequences, namely, a global register store 27. The global register store 27 is a repository for abstract registers, each of which corresponds to and emulates the value of a particular subject register or other subject architectural During the execution of translated code 21, feature. abstract registers are held in target registers so that instructions. During they may participate in the execution of translator code 21, abstract register values are stored in the global register store 27 or target registers 15.

Thus, in basic block mode such as illustrated in Figure 2, all abstract registers must be synchronized at the end of each basic block for two reasons: (1) control returns to the translator code 19, which potentially overwrites all target registers; and (2) because code generation only sees one basic block at a time, the translator 19 must assume that all abstract registers

values are live (i.e., will be used in subsequent basic blocks) and therefore must be saved. The goal of the group block optimization mechanism is to reduce synchronization across basic block boundaries that are crossed frequently, by translating multiple basic blocks as a contiguous whole. By translating multiple basic blocks together, the synchronization at block boundaries can be minimized if not eliminated.

Group block construction is triggered when the current 10 block's profiling metric reaches a trigger threshold. block referred to as the trigger block. is This Construction can be separated into the following steps (Figure 6): (1) selecting member blocks 71; (2) ordering member blocks 73; (3) global dead code elimination 75; (4) 15 global register allocation 77; and (5) code generation 79. The first step 71 identifies the set of blocks that are to be included in the group block by performing a depth-first (DFS) traversal of the program's control graph, beginning with the trigger block and tempered by an 20 inclusion threshold and a maximum member limit. The second step 73 orders the set of blocks and identifies the critical path through the group block, to enable efficient synchronization code that minimizes layout code The third and fourth steps 75, 77 25 reduces branches. perform optimizations. The final step 79 generates target code for all member blocks in turn, producing efficient code layout with efficient register allocation.

In construction of a group block and generation of target code therefrom, the translator code 19 implements the steps illustrated in Figure 6. When the translator 19 encounters a basic block that was previously translated,

prior to executing that block, the translator 19 checks the block's profiling metric 37 (Figure 3) against the trigger threshold. The translator 19 begins group block creation when a basic block's profiling metric 37 exceeds the trigger threshold. The translator 19 identifies the members of the group block by a traversal of the control flow graph, starting with the trigger block and tempered by the inclusion threshold and maximum member limit. Next, the translator 19 creates an ordering of the member blocks, which identifies the critical path through the group block. The translator 19 then performs global dead code elimination; the translator 19 gathers register liveness information for each member block, using the IR Next, the translator corresponding to each block. performs global register allocation according architecture-specific policy, which defines a partial set of uniform register mappings for all member Finally, the translator 19 generates target code for each member block in order, consistent with the global register allocation constraints and using the register liveness analyses.

10

15

20

25

30

As noted above, the data associated with each basic block includes a profiling metric 37. In one embodiment, the profiling metric 37 is execution count, meaning that the translator 19 counts the number of times a particular basic block has been executed; in this embodiment, the profiling metric 37 is represented as an integer count field (counter). In another embodiment, the profiling metric 37 is execution time, meaning that the translator 19 keeps a running aggregate of the execution time for all executions of a particular basic block, such as by planting code in the beginning and end of a basic block to

start and stop, respectively, a hardware or software timer; in this embodiment, the profiling metric 37 uses representation of the aggregate execution In another embodiment, the translator 19 stores multiple types of profiling metrics 37 for each basic In another embodiment, the translator 19 stores multiple sets of profiling metrics 37 for each basic block, corresponding to each predecessor basic block and/or each successor basic block, such that distinct profiling data is maintained for different control paths. (i.e., the execution cycle translator each translator code 19 between executions of translated code 21), the profiling metric 37 for the appropriate basic block is updated.

15

10

In embodiments that support group blocks, the data associated with each basic block additionally includes references 38, 39 to the basic block objects of known references These successors. predecessors and of all control-flow graph aggregate constitute a previously executed basic blocks. During group block formation, the translator 19 traverses this control-flow graph to determine which basic blocks to include in the group block under formation.

25

30

20

Group block formation in the illustrative embodiment is based on three thresholds: a trigger threshold, an inclusion threshold, and a maximum member limit. The trigger threshold and the inclusion threshold refer to the profiling metric 37 for each basic block. In each translator cycle, the profiling metric 37 of the next basic block is compared to the trigger threshold. If the metric 37 meets the trigger threshold then group block

formation begins. The inclusion threshold is then used to determine the scope of the group block, by identifying which successor basic blocks to include in the group block. The maximum member limit defines the upper limit on the number of basic blocks to be included in any one group block.

When the trigger threshold is reached for basic block A, a new group block is formed with A as the trigger block. The translator 19 then begins the definition traversal, a traversal of A's successors in the controlflow graph to identify other member blocks to include. When traversal reaches a given basic block, its profiling metric 37 is compared to the inclusion threshold. metric 37 meets the inclusion threshold, that basic block is marked for inclusion and the traversal continues to the block's successors. If the block's metric 37 is below the inclusion threshold, that block is excluded and successors are not traversed. When traversal ends (i.e., all paths either reach an excluded block or cycle back to included block, or the maximum member limit reached), the translator 19 constructs a new group block based on all of the included basic blocks.

10

15

20

In embodiments that use isoblocks and group blocks, the control flow graph is a graph of isoblocks, meaning that different isoblocks of the same subject block are treated as different blocks for the purposes of group block creation. Thus, the profiling metrics for different isoblocks of the same subject block are not aggregated.

In another embodiment, isoblocks are not used in basic block translation but are used in group block translation,

meaning that non-group basic block translations generalized (not specialized on entry conditions). In this embodiment, a basic block's profiling metric disaggregated by the entry conditions of each execution, such that distinct profiling information is maintained for each theoretical isoblock (i.e., for each distinct set of embodiment, this the conditions). In associated with each basic block includes a profiling list, each member of which is a three-item set containing: (1) a set of entry conditions, (2) a corresponding 10 profiling metric, and (3) a list of corresponding successor blocks. This data maintains profiling and control path information for each set of entry conditions to the basic block, even though the actual basic block translation is not specialized on those entry condition. 15 In this embodiment, the trigger threshold is compared to each profiling metric within a basic block's profiling When the control flow graph is traversed, metric list. each element in a given basic block's profiling list is treated as a separate node in the control flow graph. The 20 inclusion threshold is therefore compared against each profiling metric in the block's profiling list. embodiment, group blocks are created for particular hot isoblocks (specialized to particular entry conditions) of hot subject blocks, but other isoblocks of those same 25 subject blocks are executed using the general isoblock) translations of those blocks.

After the definition traversal, the translator 19
30 performs an ordering traversal, step 73; Figure 6, to
determine the order in which member blocks will be
translated. The order of the member blocks affects both
the instruction cache behavior of the translated code 21

(hot paths should be contiguous) and the synchronization necessary on member block boundaries (synchronization should be minimized along hot paths). In one embodiment, the translator 19 performs the ordering traversal using an ordered depth-first search (DFS) algorithm, ordered by execution count. Traversal starts at the member block having the highest execution count. If a traversed member block has multiple successors, the successor with the higher execution count is traversed first.

10

One of ordinary skill in the art will appreciate that group blocks are not formal basic blocks, as they may have internal control branches, multiple entry points, and/or multiple exit points.

15

20

25

30

Once a group block has been formed, a further optimization may be applied to it, referred to herein as "global dead code elimination." Such global dead code elimination employs the technique of liveness analysis. Global dead code elimination is the process of removing redundant work from the IR across a group of basic blocks.

Generally, subject processor state must be synchronized on translation scope boundaries. such as a subject register, is said to be "live" for the range of code starting with its definition and ending with its last use prior to being re-defined (overwritten); hence, the analysis of values' (e.g., temporary values in the context of IR generation, target registers in the context of code generation, or subject registers in the context of translation) uses and definitions is known in the art as liveness analysis. Whatever knowledge (i.e., liveness analysis) the translator has regarding the uses

(reads) and definitions (writes) of data and state is limited to its translation scope; the rest of the program is an unknown. More specifically, because the translator does not know which subject registers will be used outside the scope of translation (e.g., in a successor basic block), it must assume that all registers will be used. As such, the values (definitions) of any subject registers which were modified within a given basic block must be saved (stored to the global register store 27) at the end of that basic block, against the possibility of their future use. Likewise, all subject registers whose values will be used in a given basic block must be restored global register store 27) the (loaded from beginning of that basic block; i.e., the translated code for a basic block must restore a given subject register prior to its first use within that basic block.

5

10

15

20

25

30

The general mechanism of IR generation involves an implicit form of "local" dead code elimination, whose scope is localized to only a small group of IR nodes at For example, a common subexpression A in the subject code would be represented by a single IR tree for A with multiple parent nodes, rather than multiple expression tree Α itself. instances of the "elimination" is implicit in the fact that one IR node can have links to multiple parent nodes. Likewise, the use of abstract registers as IR placeholders is an implicit form of dead code elimination. If the subject code for a given basic block never defines a particular subject register, then at the end of IR generation for that block, the abstract register corresponding to that subject register will refer to an empty IR tree. The code generation phase this scenario, the appropriate that, recognizes in

abstract register need not be synchronized with the global register store. As such, local dead code elimination is implicit in the IR generation phase, occurring incrementally as IR nodes are created.

5

10

15

20

25

30

'In contrast to local dead code elimination, a "global" dead code elimination algorithm is applied to a basic block's entire IR expression forest. Global dead code illustrative embodiment elimination according to the requires liveness analysis, meaning analysis of subject register uses (reads) and subject register definitions (writes) within the scope of each basic block in a group block, to identify live and dead regions. The IR is transformed to remove dead regions and thereby reduce the amount of work that must be performed by the target code. For example, at a given point in the subject code, if the translator 19 recognizes or detects that a particular subject register will be defined (overwritten) before its next use, the subject register is said to be dead at all points in the code up to that preempting definition. terms of the IR, subject registers which are defined but never used before being re-defined are dead code which can be eliminated in the IR phase without ever spawning target terms of target code generation, code. In registers which are dead can be used for other temporary or subject register values without spilling.

In group block global dead code elimination, liveness analysis is performed on all member blocks. Liveness analysis generates the IR forest for each member block, which is then used to derive the subject register liveness information for that block. IR forests for each member block are also needed in the code generation phase of

group block creation. Once the IR for each member block is generated in liveness analysis, it can either be saved for subsequent use in code generation, or it can be deleted and re-generated during code generation.

5

10

15

20

25

30

dead code elimination block global can Group First, the IR effectively "transform" the IR in two ways. forest generated for each member block during liveness analysis can be modified, and then that entire IR forest can be propagated to (i.e., saved and reused during) the generation in this scenario, the TR phase; code transformations are propagated through the code generation phase by applying them directly to the IR forest and then saving the transformed IR forest. In this scenario, the data associated with each member block includes liveness information (to be additionally used in global register allocation), and the transformed IR forest for that block.

Alternatively and preferably, the step of global dead code elimination which transforms the IR for a member block is performed during the final code generation phase information group block creation, using liveness In this embodiment, the global dead created earlier. code transformations can be recorded as list of "dead" subject registers, which is then encoded in the liveness information associated with each member block. The actual transformation of the IR forest is thus performed by the subsequent code generation phase, which uses the dead register list to prune the IR forest. This scenario allows the translator to generate the IR once during liveness analysis, then throw the IR away, and then regenerate the same IR during the code generation, at which point the IR is transformed using the liveness analysis

(i.e., global dead code elimination is applied to the IR itself). In this scenario, the data associated with each member block includes liveness information, which includes a list of dead subject registers. The IR forest is not saved. Specifically, after the IR forest is (re)generated in the code generation phase, the IR trees for dead subject registers (which are listed in the dead subject register list within the liveness information) are pruned.

In one embodiment, the IR created during liveness 10 analysis is thrown away after the liveness information is extracted, to conserve memory resources. The IR forests member block) recreated during per are at а one member block time. generation, embodiment, the IR forests for all member blocks do not 15 coexist at any point in translation. However, the two versions of the IR forests, created during liveness analysis and code generation, respectively, are identical, as they are generated from the subject code using the same 20 IR generation process.

In another embodiment, the translator creates an IR forest for each member block during liveness analysis, and then saves the IR forest, in the data associated with each member block, to be reused during code generation. In this embodiment, the IR forests for all member blocks coexist, from the end of liveness analysis (in the global dead code elimination step) to code generation. In one alternative of this embodiment, no transformations or optimizations are performed on the IR during the period from its initial creation (during liveness analysis) and its last use (code generation).

25

In another embodiment, the IR forests for all member blocks are saved between the steps of liveness analysis and code generation, and inter-block optimizations are performed on the IR forests prior to code generation. this embodiment, the translator takes advantage of the fact that all member block IR forests coexist at the same point in translation, and optimizations are performed across the IR forests of different member blocks which In this case, the IR forests transform those IR forests. used in code generation may not be identical to the IR the (as in analysis liveness in forests used embodiments described above), because the IR forests have inter-block by transformed subsequently been In other words, the IR forests used in optimizations. code generation may be different than the IR forests that would result from generating them anew one member block at a time.

. 10

15

In group block global dead code elimination, the scope of dead code detection is increased by the fact that liveness analysis is applied to multiple blocks at the same time. Hence, if a subject register is defined in the first member block, and then redefined in the third member block (with no intervening uses or exit points), the IR tree for the first definition can be eliminated from the first member block. By comparison, under basic block code generation, the translator 19 would be unable to detect that this subject register was dead.

As noted above, one goal of group block optimization is to reduce or eliminate the need for register synchronization at basic block boundaries. Accordingly, a discussion of how register allocation and synchronization

is achieved by the translator 19 during group blocking is now provided.

5

10

15

20

Register allocation is the process of associating an (subject) register with a target Register allocation is a necessary component of code as abstract register values must reside in generation, target registers to participate in target instructions. The representation of these allocations (i.e., mappings) between target registers and abstract registers referred to as a register map. During code generation, the translator 19 maintains a working register map, which reflects the current state of register allocation (i.e., target-to-abstract register mappings actually existence at a given point in the target code). Reference will be had hereafter to an exit register map which is, abstractly, a snapshot of the working register map on exit from a member block. However, since the exit register map is not needed for synchronization, it is not recorded so it is purely abstract. The entry register map 40 (Figure 3) is a snapshot of the working register map on entry to a is member block, which necessary record for to synchronization purposes.

Also, as discussed above, a group block contains multiple member blocks, and code generation is performed separately for each member block. As such, each member block has its own entry register map 40 and exit register map, which reflect the allocation of particular target registers to particular subject registers at the beginning and end, respectively, of the translated code for that block.

Code generation for а group member block is parameterized by its entry register map 40 (the working register map on entry), but code generation also modifies The exit register map for a the working register map. member block reflects the working register map at the end of that block, as modified by the code generation process. When the first member block is translated, the working empty (subject to global register map is allocation, discussed below). At the end of translation for the first member block, the working register map contains the register mappings created by the code The working register map is generation process. copied into the entry register maps 40 of all successor member blocks.

15

20

10

5

At the end of code generation for a member block, some registers may not require synchronization. abstract 19 to minimize Register maps allow the translator synchronization on member block boundaries, by identifying which registers actually require synchronization. comparison, in the (non-group) basic block scenario all abstract registers must be synchronized at the end of every basic block.

At the end of a member block, three synchronization scenarios are possible based on the successor. First, if the successor is a member block which has not yet been translated, its entry register map 40 is defined to be the same as the working register map, with the consequence that no synchronization is necessary. Second, if the successor block is external to the group, then all abstract registers must be synchronized (i.e., a full synchronization) because control will return to the

translator code 19 before the successor's execution. Third, if the successor block is a member block whose register map has already been fixed, then synchronization code must be inserted to reconcile the working map with the successor's entry map.

Some of the cost of register map synchronization is reduced by the group block ordering traversal, minimizes register synchronization or eliminates entirely along hot paths. Member blocks are translated in the order generated by the ordering traversal. member block is translated, its exit register map propagated into the entry register map 40 of all successor member blocks whose entry register maps are not yet fixed. In effect, the hottest path in the group block if not all member block translated first, and most boundaries along that path require no synchronization corresponding register maps are because the consistent.

20

25

15

1.0

For example, the boundary between the first and second member blocks will always require no synchronization, because the second member block will always have its entry register map 40 fixed to be the same as the exit register map 41 of the first member block. Some synchronization between member blocks may be unavoidable because group blocks can contain internal control branches and multiple This means that execution may reach the entry points. member block from different predecessors, different working register maps at different times. cases require that the translator 19 synchronize the working register map with the appropriate member block's entry register map.

If required, register map synchronization occurs on The translator 19 inserts code member block boundaries. at the end of a member block to synchronize the working register map with the successor's entry register map 40. In register map synchronization, each abstract register falls under one of ten synchronization conditions. 1 illustrates the ten register synchronization cases as a function of the translator's working register map and the successor's entry register map 40. Table 2 describes the register synchronization algorithm, by enumerating the ten formal synchronization cases with text descriptions of the cases and pseudo-code descriptions of the corresponding synchronization actions (the pseudo-code is Thus, at every member block boundary, every is synchronized using the 10-case register abstract This detailed articulation of synchronization algorithm. the translator actions allows conditions and generate efficient synchronization code, which minimizes the synchronization cost for each abstract register.

5

10

15

20

25

30

The following describes the synchronization action functions listed in Table 2. "Spill(E(a))" saves abstract register a from target register E(a) into the subject register bank (a component of the global register store). "Fill(t,a)" loads abstract register a from the subject register bank into target register t. "Reallocate()" moves and reallocates (i.e., changes the mapping of) an abstract register to a new target register if available, or spills the abstract register if a target register is not available. "FreeNoSpill(t)" marks a target register as free without spilling the associated abstract subject register. The FreeNoSpill() function is necessary to

į

avoid superfluous spilling across multiple applications of the algorithm at the same synchronization point. Note that for cases with a "Nil" synchronization action, no synchronization code is necessary for the corresponding abstract registers.

| LEGEND | | |
|--|---|--|
| a | abstract subject register | |
| t | target register | |
| W | working register map {W(a) => t} | |
| E | entry register map $\{E(a) => t\}$ | |
| dom | domain | |
| rng | range | |
| € | is a member of | |
| ∉ | is not a member of | |
| W(a) ∉ rng E The working register for abstract register "a" is not in the range of the entry register. | | |
| | I.e., the target register that is currently mapped to abstract register "a" ("W(a)") is not | |
| | defined in the entry register map E. | |

| | a ∈ dom W | | | | a ∉ dom W |
|-----------|--------------|--------------|---|-------------|-----------|
| a ∈ dom E | | W(a) ∉ rng E | W(a) ∈ rng E | | |
| | E(a) ∉ rng W | 6 | 8 | | 4 |
| | E(a) ∈ rng W | 7 | $W(a) \neq E(a)$ | 9 | 5 |
| | | | $\mathbf{W}(\mathbf{a}) = \mathbf{E}(\mathbf{a})$ | 10 | |
| a ∉ dom E | | 2 | 3 | | 1 |

| | | Table 2: Register Map Synchronization Scenarios | |
|---|---------------------|---|--------|
| | Case | Description | Action |
| 1 | a ∉ (dom E ∪ dom W) | W() | Nil |
| | | E() | |
| | | The abstract register is neither in the working rmap or the | |
| | | entry rmap. | |

| | | Table 2: Register Map Synchronization Scenarios | |
|---|--|--|-------------------|
| | Case | Description | Action |
| 2 | a ∈ dom W | W(a=>t1,) | Spill(W(a)) |
| | ^ | E() | |
| | a ∉ dom E | The abstract register is in the working rmap, but not in the | |
| | ^ | entry rmap. Furthermore the target register used in the | |
| | W(a) ∉ mg E | working rmap is not in the range of the entry rmap. | |
| 3 | a ∈ dom W | W(al=>tl,) | Spill(W(a)) |
| | ^ | E(ax=>t1,) | |
| | a ∉ dom E | The abstract register is in the working, but not in the entry | |
| | _ | rmap. However the target register used in the working rmap is | |
| | $W(a) \in mg E$ | in the range of the entry rmap. | |
| 4 | a ∉ dom W | W() | Fill(E(a), a) |
| | ^ | E(a1=>t1,) | |
| | a ∈ dom E | The abstract register is in the entry rmap but not in the | |
| | ^ | working rmap. Furthermore the target register used in the | |
| | E(a) ∉ rng W | entry rmap is not in the range of the working rmap. | |
| 5 | a ∉ dom W | W(ax=>t1,) | Reallocate(E(a)) |
| | ^ | E(a1=>t1,) | Fill(E(a), a) |
| | a ∈ dom E | The abstract register is in the entry rmap but not in the | |
| | ^ | working rmap. However the target register used in the entry | |
| | E(a) ∈ rng W | rmap is in the range of the working rmap. | |
| 6 | $a \in (\text{dom } W \cap \text{dom } E)$ | W(a1=>t1,) | Copy W(a) => |
| | ^ | E(al = > t2,) | E(a) |
| | W(a) ∉ rng E | The abstract register is in the working rmap and the entry | FreeNoSpill(W(a)) |
| | ^ | rmap. However both use different target registers. | |
| | E(a) ∉ rng W | Furthermore the target register used in the working rmap is | |
| | | not in the range of the entry rmap and the target register used | |
| Ť | | in the entry rmap is not in the range of the working rmap. | |
| 7 | $a \in (\text{dom } W \cap \text{dom } E)$ | W(a1=>t1,ax=>t2) | Spill(E(a)) |
| | ^ | E(a1=>t2,) | Copy W(a) => |
| | W(a) ∉ mg E | The abstract register in the working rmap is in the entry rmap. | E(a) |
| | ^ | However both use different target registers. The target register | FreeNoSpill(W(a)) |
| | E(a) ∈ mg W | used in the working rmap is not in the range of the entry | |
| | 4 | rmap, however the target register used in the entry rmap is in | , |
| | | the range of the working map. | |

| | Table 2: Register Map Synchronization Scenarios | | | |
|----|---|--|-------------------|--|
| | Case | Description | Action | |
| 8 | $a \in (dom \ W \cap dom \ E)$ | W(a1=>t1,) | Copy W(a) => | |
| | ^ | E(a1=>t2,ax=>t1,) | E(a) | |
| | W(a) ∈ mg E | The abstract register in the working rmap is in the entry rmap. | FreeNoSpill(W(a)) | |
| | _ | However both use different target registers. The target register | | |
| | E(a) ∉ rng W | used in the entry rmap is not in the range of the working | | |
| | | rmap, however the target register used in the working rmap is | | |
| | | in the range of the entry rmap. | | |
| 9 | $a \in (\text{dom } W \cap \text{dom } E)$ | W(a1=>t1,ax=>t2,) | Spill(E(a)) | |
| | ^ | E(a1=>t2,ay=>t1,) | Copy W(a) => | |
| l | W(a) ∈ mg E | The abstract register in the working rmap is in the entry rmap. | E(a) . | |
| | ^ | Both use different target registers. However, the target | FreeNoSpill(W(a)) | |
| | E(a) ∈ mg W | register used in the entry rmap is in the range of the working | | |
| ļ | | rmap, and the target register used in the working rmap is in | | |
| | $W(a) \neq E(a)$ | the range of the entry rmap. | | |
| 10 | $a \in (\text{dom } W \cap \text{dom } E)$ | W(a1=>t1,) | Nil | |
| | | E(al = >t1,) | | |
| | $W(a) \in mg E$ | The abstract register in the working rmap is in the entry rmap. | | |
| | ^ | Furthermore they both map to the same target register. | | |
| | $E(a) \in mg W$ | | | |
| | ^ | | | |
| | W(a) = E(a) | | | |

The translator 19 performs two levels of register allocation within a group block, global and local (or temporary). Global register allocation is the definition of particular register mappings, before code generation, an entire group block (i.e., which persist across throughout all member blocks). Local register allocation consists of the register mappings created in the process of code generation. Global register allocation defines allocation constraints which particular register parameterize the code generation of member blocks, constraining local register allocation.

10

Abstract registers that are globally allocated do not synchronization on member block boundaries, because they are quaranteed to be allocated to the same respective target registers in every member block. approach has the advantage that synchronization (which compensates for differences in register mappings between blocks) is never required for globally allocated abstract registers on member block boundaries. disadvantage of group block register mapping is that it hinders local register allocation because the globally allocated target registers are not immediately available for new mappings. To compensate, the number of global register mappings may be limited for a particular group block.

15

20

25

10

The number and selection of actual global register allocations is defined by a global register allocation register allocation policy. The global policy configurable based on subject architecture, architecture, and applications translated. The optimal number of globally allocated registers is derived empirically, and is a function of the number of target registers, the number of subject registers, the type of application being translated, and application usage patterns. The number is generally a fraction of the total number of target registers minus some small number to ensure that enough target registers remain for temporary values.

In cases where there are many subject registers but few target registers, such as the MIPS-X86 and PowerPC-X86 translators, the number of globally allocated registers is zero. This is because the X86 architecture has so few

target registers that using any fixed register allocation has been observed to produce worse target code than none at all.

In cases where there are many subject registers and many target registers, such as the X86-MIPS translator, the number of globally allocated registers (n) is three quarters the number of target registers (T). Hence:

10 X86-MIPS: n = 3 * T

Even though the X86 architecture has few general purpose registers, it is treated as having many subject registers because many abstract registers are necessary to emulate the complex X86 processor state (including, e.g., condition code flags).

In cases where the number of subject registers and target registers is approximately the same, such as the MIPS-MIPS accelerator, most target registers are globally allocated with only a few reserved for temporary values. Hence:

MIPS-MIPS: n = T - 3

25

30

15

20

In cases where the total number of subject registers in use across the entire group block (s) is less than or equal to the number of target registers (T), all subject registers are globally mapped. This means that the entire register map is constant across all member blocks. In the special case where (s = T), meaning that the number of target registers and active subject registers is equal, this means that there are no target registers left for

temporary calculations; in this case, temporary values are locally allocated to target registers that are globally allocated to subject registers that have no further uses within the same expression tree (such information is obtained through liveness analysis).

At the end of group block creation, code generation is performed for each member block, in the traversal order. During code generation, each member block's IR forest is (re)generated and the list of dead subject registers 10 (contained in that block's liveness information) is used to the prune the IR forest prior to generating target As each member block is translated, its exit register map is propagated to the entry register maps 40of all successor member blocks (except those which have 15 already been fixed). Because blocks are translated in traversal order, this has the effect of minimizing register map synchronization along hot paths, as well as making hot path translations contiguous in the target 20 memory space. As with basic block translations, group member block translations are specialized on a set of entry conditions, namely the current working conditions when the group block was created.

Figure 7 provides an example of group block generation by the translator code 19 according to an illustrative embodiment. The example group block has five members ("A" to "E"), and initially one entry point ("Entry 1"; Entry 2 is generated later through aggregation, as discussed below) and three exit points ("Exit 1," "Exit 2," and "Exit 3"). In this example, the trigger threshold for group block creation is an execution count of 45000, and the inclusion threshold for member blocks is an execution

count of 1000. The construction of this group block was triggered when block A's execution count (now 45074) reached the trigger threshold of 45000, at which point a search of the control flow graph was performed in order to identify the group block members. In this example, five blocks were found that exceeded the inclusion threshold of 1000. Once the member blocks are identified, an ordered depth first search (ordered by profiling metric) is performed such that hotter blocks and their successors are processed first; this produces a set of blocks with a critical path ordering.

10

Αt this stage qlobal dead code elimination performed. Each member block is analyzed for register 15 uses and definitions (i.e., liveness analysis). makes code generation more efficient in two ways. local register allocation can take into account which subject registers are live in the group block (i.e., which subject registers will be used in the current or successor member blocks), which helps to minimize the cost of 20 spills; dead registers are spilled first, because they do need to be restored. In addition, if analysis shows that a particular subject register defined, used, and then redefined (overwritten), the value can be thrown away any time after the last use (i.e., its 25 target register can be freed). If liveness analysis shows that a particular subject register value is defined and then redefined without any intervening uses (unlikely, as this would mean that the subject compiler generated dead code), then the corresponding IR tree for that value can be thrown away, such that no target code is ever generated for it.

Global register allocation is next. The translator 19 assigns frequently accessed subject registers a fixed target register mapping which is constant across member blocks. Globally allocated registers are nonspillable, meaning that those tarqet registers unavailable to local register allocation. A percentage of registers must be kept for temporary register mappings when there are more subject registers than target registers. In special cases where the entire set of subject registers within the group block can fit into target registers, spills and fills are completely avoided. As illustrated in Figure 7, the translator plants code ("Prl") to load these registers from the global register store 27 prior to entering the head of the group block ("A"); such code is referred to as prologue loads.

The group block is now ready for target code generation. During code generation, the translator 19 uses a working register map (the mapping between abstract registers and target registers) to keep track of register allocation. The value of the working register map at the beginning of each member block is recorded in that block's associated entry register map 40.

25

5

10

15

20

First the prologue block Prl is generated which loads the globally allocated abstract registers. At this point the working register map at the end of Prl is copied to the entry register map 40 of block A.

30

Block A is then translated, planting target code directly following the target code for Prl. Control flow code is planted to handle the exit condition for Exit 1,

which consists of a dummy branch (to be patched later) to epilogue block Ep1 (to be planted later). At the end of block A, the working register map is copied to the entry register map 40 of block B. This fixing of B's entry register map 40 has two consequences: first, synchronization is necessary on the path from A to B; second, entry to B from any other block (i.e., a member block of this group block or a member block of another group block using aggregation) requires synchronization of that block's exit register map with B's entry register map.

10

Block B is next on the critical path. Its target code is planted directly following block A, and code to handle 15 the two successors, C and A, is then planted. The first successor, block C, has not yet had its entry register map 40 fixed, so the working register map is simply copied into C's entry register map. The second successor, block A, however, has previously had its entry register map 40 fixed and therefore the working register map at the end of 20 block B and the entry register map 40 of block A may Any difference in the register maps requires some synchronization ("B-A") along the path from block B to block A in order to bring the working register map into 25 line with the entry register map 40. This synchronization takes the form of register spills, fills, and swaps and is detailed in the ten register map synchronization scenarios above.

Block C is now translated and target code is planted directly following block C. Blocks D and E are likewise translated and planted contiguously. The path from E to A again requires register map synchronization, from E's exit

register map (i.e., the working register map at the end of E's translation) to A's entry register map 40, which is planted in block "E-A."

Prior to exiting the group block and returning control to the translator 19, the globally allocated registers must be synchronized to the global register store; this code is referred to as epilogue saves. After the member blocks have been translated, code generation plants epilogue blocks for all exit points (Ep1, Ep2, and Ep3), and fixes the branch targets throughout the member blocks.

In embodiments that use both isoblocks and group blocks, the control flow graph traversal is made in terms of unique subject blocks (i.e., a particular basic block in the subject code) rather than isoblocks of that block. As such, isoblocks are transparent to group block creation. No special distinction is made with respect to subject blocks that have one translation or multiple translations.

15

20

25

30

In the illustrative embodiment, both the group block and isoblock optimizations may be advantageously employed. However, the fact that the isoblock mechanism may create different basic block translations for the same subject code sequence complicates the process of deciding which blocks to include in the group block, since the blocks to be included may not exist until the group block is formed. The information collected using the unspecialized blocks that existed prior to the optimization must be adapted before being used in the selection and layout process.

embodiment The illustrative further employs technique for accommodating features of nested loops in group block generation. Group blocks are originally created with only one entry point, namely the start of the trigger block. Nested loops in a program cause the inner first, to become hot creating а group representing the inner loop. Later, the outer loop becomes hot, creating a new group block that includes all the blocks of the inner loop as well as the outer loop. If the group block generation algorithm does not take account of the work done for the inner loop, but instead re-does all of that work, then programs that contain deeply nested loops will progressively generate larger and larger group blocks, requiring more storage and more work on each group block generation. In addition, the older (inner) group blocks may become unreachable and therefore provide little or no benefit.

10

15

According to the illustrative embodiment, group block aggregation is used to enable a previously built group 20 block to be combined with additional optimized blocks. phase in which blocks are During the selected inclusion in a new group block, those candidates which are already included in a previous group block are identified. 25 Rather than planting target code for these aggregation is performed, whereby the translator creates a link to the appropriate location in the existing Because these links may jump to the middle group block. of the existing group block, the working register map that 30 corresponding to location must be enforced; accordingly, the code planted for the link includes register map synchronization code as required.

The entry register map 40 stored in the basic block structure 30 supports group block aggregation. Aggregation allows other translated code to jump into the middle of a group block, using the beginning of the member block as an entry point. Such entry points require that the current working register map be synchronized to the member block's entry register map 40, which the translator implements by planting synchronization code (i.e., spills and fills) between the exit point of the predecessor and the entry point of the member block.

In one embodiment, some member blocks' register maps are selectively deleted to conserve resources. the entry register maps of all member blocks in a group are stored indefinitely, to facilitate entry into the group block (from an aggregate group block) beginning of any member block. As group blocks become large, some register maps may be deleted to conserve If this happens, aggregation effectively divides the group block into regions, some of which (i.e., member blocks whose register maps have been deleted) are inaccessible to aggregate entry. Different policies are used to determine which register maps to store. policy is to store all register maps of all member blocks (i.e., never delete). An alternative policy is to store register maps only for the hottest member blocks. alternative policy is to store register maps only for member blocks that are the destinations of backward branches (i.e., the start of a loop).

30

10

15

20

25

In another embodiment, the data associated with each group member block includes a recorded register map for every subject instruction location. This allows other

translated code to jump into the middle of a group block at any point, not just the beginning of a member block, as, in some cases, a group member block may contain undetected entry points when the group block is formed. This technique consumes large amounts of memory, and is therefore only appropriate when memory conservation is not a concern.

Group blocking provides a mechanism for identifying of 10 frequently executed blocks or sets blocks and performing additional optimizations on them. Because more computationally expensive optimizations are applied group blocks, their formation is preferably confined basic blocks which are known to execute frequently. In the case of group blocks, the extra computation 15 justified by frequent execution; contiquous blocks which are executed frequently are referred to as a "hot path."

Embodiments may be configured wherein multiple levels of frequency and optimization are used, such that the 20 translator 19 detects multiple tiers of frequently basic blocks, and increasingly complex executed optimizations are applied. Alternately, and as described above only two levels of optimization are used: optimizations are applied to all basic blocks, 25 single set of further optimizations are applied to group blocks using the group block creation mechanism described above.

30 Overview

Figure 8 illustrates the steps performed by the translator at run-time, between executions of translated

code. When a first basic block (BB_{N-1}) finishes execution 1201, it returns control to the translator 1202. translator increments the profiling metric of the first basic block 1203. The translator then queries the basic block cache 1205 for previously translated isoblocks of the current basic block (BB_N, which is BB_{N-1} 's successor), using the subject address returned by the first basic block's execution. If the successor block has already been translated, the basic block cache will return one or more basic block data structures. The translator then compares the successor's profiling metric to the group block trigger threshold 1207 (this may involve aggregating the profiling metrics of multiple isoblocks). If the threshold is not met, the translator then checks if any isoblocks returned by the basic block cache are compatible with the working conditions (i.e., isoblocks with entry conditions identical to the exit conditions of BB_{N-1}). a compatible isoblock is found, that translation executed 1211.

20

10

15

If the successor profiling metric exceeds the group block trigger threshold, then a new group block is created 1213 and executed 1211, as discussed above, even if a compatible isoblock exists.

25

30

If the basic block does not return any isoblocks, or none of the isoblocks returned are compatible, then the current block is translated 1217 into an specialized on the current working conditions, discussed above. At the end of decoding BB_N , if the successor of BB_N (BB_{N+1}) is statically determinable 1219, then an extended basic is created 1215. If an extended basic block is created, then BB_{N+1} is translated 1217, and

so forth. When translation is complete, the new isoblock is stored in the basic block cache 1221 and then executed 1211.

5 Partial Dead Code Elimination

10

15

30

In an alternative embodiment of the translator, after all of the register definitions have been added to the traversal array and after the stores are added to the array and after the has been processed, successor essentially after the IR has been completely traversed, a further optimization may be applied to the group block, referred to herein as "partial dead code elimination" and shown in step 76 of FIG. 9. Such partial dead code elimination employs another type of liveness analysis. Partial dead code elimination is an optimization in the form of code motion applied in the group block mode for blocks ending in non-computed branches or computed jumps.

In the embodiment illustrated in FIG. 9, the partial dead code elimination step 76 is added to the group block construction steps described in connection with FIG. 6, where partial dead code elimination is performed after the global dead code elimination step 75 and prior to the global register allocation step 77.

As described previously, a value, such as a subject register, is said to be "live" for the range of code starting with its definition and ending with its last use prior to being re-defined (overwritten), where the analysis of values' uses and definitions is known in the art as liveness analysis. Partial dead code elimination

is applied to blocks ending in both non-computed branches and computed jumps.

block that ends in a non-computed destination branch, all register definitions in that block 5 analyzed to identify which of those register definitions are dead (redefined before being used) in one of the branch destinations and live in the other branch destination. Code can then be generated for each of those 10 definitions at the start of its live path rather than within the block's main code as a code motion optimization technique. Referring to FIG. 10A, an example illustrating the live and dead paths of a two-destination branch is provided for assisting in understanding the register definition analysis performed. In Block A, the register is defined as R1 = 5. Block A then ends conditional branch, branching to Blocks B and C. B, the register R1 is redefined to R1=4 prior to using the value (R1=5) defined for R1 in Block A. Thus, Block B is identified as a dead path for register R1. In Block C, the register definition R1=5 from Block A is used in the definition of register R2 prior to redefining register R1, thus rendering the path to Block C a live path for register R1. The register R1 is shown to be dead in one of its branch destinations but live in the other of its branch destinations, so register R1 is identified as a partially dead register definition.

15

20

25

The partial dead code elimination approach used for non-computed branches can also be applied for blocks that 30 jump can to more than two different destinations. Referring to FIG. 10B, an example is provided illustrating register definition analysis performed to

identify the dead paths and the possibly live paths of a multiple-destination jump. As above, the register R1 is defined in Block A as R1 = 5. Block A can then jump to any of Blocks B, C, D, etc. In Block B, the register R1 is redefined to R1=4 prior to using the value (R1=5) defined for R1 in Block A. Thus, Block B is identified as a dead path for register R1. In Block C, the register definition R1=5 from Block A is used in the definition of register R2 prior to redefining register R1, thus rendering the path to Block C a live path for register R1. This analysis is continued for each of the paths for the various jumps to determine if the path is a dead path or a possibly live path.

5

10

If a register definition is dead for the hottest (most 15 executed) destination, the code for only the other paths can be generated instead. Some of the other possibly live paths may turn out to be dead as well, but this partial dead code elimination approach is efficient for hottest path, since all other destinations need not be 20 The remaining discussion of the partial investigated. dead code elimination approach of step 76 of FIG. 9 will mostly be described with reference to conditional branches only, since it is understood that partial dead code elimination for computed jumps can simply be extended from 25 the solution for conditional branches.

Referring now to FIG. 11, a more specific description of a preferred method of implementing the partial dead code elimination technique is illustrated. As described, partial dead code elimination requires liveness analysis, where all partially dead register definitions for a block ending in a non-computed branch or computed jump are

initially identified in step 401. In order to identify whether a register definition is partially dead, successor blocks (which may even include the current block) of the branch or jump are analyzed to determine if the liveness status for that register in each of its successors. If the register is dead in one successor block but not dead in another successor block, then the register is identified as a partially dead register definition. identification of partially The registers occurs after the identification of fully dead code (where the register definition is dead in both successors) performed in the global dead code elimination step 75. Once identified as a partially dead register, the register is added to a list of partially dead register definitions to be used in a subsequent marking phase.

Once the set of partially dead register definitions has been identified, a recursive marking algorithm 403 is applied to recursively mark the child nodes (expressions) 20 of each of the partially dead registers to achieve a set of partial dead nodes (i.e., a set of register definitions and child nodes of those definitions that are partially It should be noted that each child of a partially dead register definition is only possibly partially dead. 25 A child can only be classified as partially dead if it is not shared by a live register definition (or any type of If a node turns out to be partially dead, then it is determined if its children are partially dead, and so on. This provides a recursive marking algorithm that ensures that all referees to a node are partially 30 dead before identifying the node as partially dead.

15

Thus, for the purposes of the recursive marking algorithm 403, rather than storing whether an individual reference is partially dead, it is determined whether all references to a node are partially dead. As such, each node has a deadCount (i.e, the number of references to this node that come from partially dead parent node) and a refCount (the total number of references to this node). The deadCount is incremented each time it is marked as The deadCount of a node is possibly partially dead. compared to its refCount, and, if these two become equal, then all references to that node are partially dead and the node is added to the list of partially dead nodes. The recursive marking algorithm is then applied to the children of the node just added to the list of partially dead nodes until all partially dead nodes have been identified.

10

15

20

25

30

The recursive marking algorithm applied in step 403 may preferably occur in a buildTraversalArray() function, just after all register definitions have been added to the traversal array and before the stores are added to the array. For each register in the list of partially dead recurseMarkPartialDeadNode() definitions, a register function is called with two parameters: the register definition node and the path it is live on. The nodes for the register definition which are dead (i.e., in a dead are ultimately discarded, and the path) definitions for partially live paths are moved into one of the paths of the branch or jump, creating separate lists of partially live nodes. Two lists are created in the case of a conditional branch, one for the 'true path' followed if the condition evaluates to true and one of the 'false path' followed if the condition evaluates

'false.' These paths and nodes are referred to as "partially live" instead of "partially dead," since the nodes for the path on which they are dead are discarded and only the nodes are retained for the path on which the nodes are live. To provide this capability, each node may include a variable which identifies which path the node is live for. The following pseudo-code is performed during the recurseMarkPartialDeadNode() function:

10

IF node's deadCount is 0

Set path variable to match path parameter

ELSE IF path variable does not match path parameter

Return (since a node that is partially live in both lists is actually fully live)

15 Increment deadCount

IF deadCount matches refCount

Add node to partially live list for its path variable

Invoke recurseMarkPartialDeadNode for each of its children (using same path)

20

25

30

Once a recurseMarkPartialDeadNode() function has been called for each of the partially dead register definitions of partially dead contained in the set definitions, there will exist three sets of nodes. first set of nodes contains all fully live nodes (i.e., those with a refCount higher than their deadCount) and the other two sets contain the partially live nodes (i.e. those with a refCount that matches their deadCount) for each path of the conditional branch. It is possible that As a form of any of these three sets could be empty. optimization, code motion is applied where code for the partially live nodes is delayed from being planted until after the code for the fully live nodes has been planted.

Due to ordering restrictions, it is not always possible to perform code motion on all of the partially live nodes which are found in step 403. For instance, it is not allowable to move a load if it is followed by a store, since the store may overwrite the value that the load retrieves. Similarly, a register reference cannot be code motioned if a register definition to that register is fully live, since the register definition will overwrite the value in the subject register bank that is used to Therefore, all loads generate the register reference. which are followed by a store are recursively unmarked in and all register references that have step 405, live register definition correspondingly fully unmarked in step 407.

15

20

25

30

10

With respect to the loads and stores unmarked in step it should be noted that when the intermediate representation is initially built, before the collection of partially dead nodes, it possesses an order in which the loads and stores must be performed. This initial is used in intermediate representation traverseLoadStoreOrder() function to impose dependencies between loads and stores to ensure that memory accesses and modifications occur in the proper order. In order to illustrate this feature in a simple example, where there is a load followed by a store, the store is made dependent on the load to show that the load must be performed first. dead code elimination implementing the partial technique, it is necessary to unmark the load and its children nodes to ensure that it is generated before the A recurseUnmarkPartialDeadNode() function is store is. used to achieve this unmarking.

dead code elimination the partial 405 of Step technique may alternatively further provide optimization for load-store aliasing information. Load store aliasing filters out all of the situations where consecutive load and store functions access the same addresses. accesses (e.g., a load and a store, two loads, two stores) alias if the memory addresses they use are the same or When a consecutive load and store overlap. encountered during the traverseLoadStoreOrder() function, they either definitely do not alias or they possibly alias. In the case where they definitely do not alias, there is no need to add the dependency between the load and the store, thus eliminating the need to also unmark Load-store aliasing optimization identifies the load. situations where two accesses definitely alias and removes redundant expressions accordingly. For example, two store instructions to the same address are not required if there is no intervening load instruction, since the second store will overwrite the first store.

20

25

30

10

15

With respect to the register references unmarked in step 407, this aspect is important when code generation strategy requires a register reference to be generated before a register definition of that same register. This results from the register reference representing the value that the register possesses at the start of the block, such that performing the register definition first will overwrite that value before it is read and leave the register reference with the wrong value. As such, a register reference cannot be code motioned if there is a corresponding fully live register definition. To account for this situation, it is determined if such cases exists using a traverseRegDefs() function and any register

references that fall into this category are unmarked in step 407.

After the sets of live and partially live nodes have been generated and respectively unmarked as appropriate, target code must then be generated using these nodes. When the partial dead code elimination technique is not utilized, the code for each node in the intermediate in loop within representation is generated a traverseGenerate() function, where all nodes except the successor were generated when they were considered ready, namely their dependencies had been satisfied, with the successor being done last. This becomes more complicated when partial dead code elimination is implemented, because there are now three sets of nodes (the fully live set and the two partially live sets) from which to generate code. In the case of conditional jumps, the number of sets of nodes will increase respectively with the number The successor node is guaranteed to be computed jumps. live, so code generation begins with all fully live nodes and is followed by the successor nodes, with code motion being applied to generate the partially live afterwards.

10

15

20

25 The order for generating the code for the partially live nodes depends upon the locations of the successors of the particular branches in the non-computed branches, depending on whether none, one or both of the branches successors are also in the group block from where the branch occurs. As such, there are three different functions that require code for generating partially dead code for non-computed branches.

The code planted for a block that ends in a non-computed branch, with neither successor being in the same group block, is generated according to the order in the following Table 3:

5

10

15

20

25

| TABLE 3 | | |
|---------|---------------------------------------|--|
| Order | Code Planted | |
| A | Fully Live Code | |
| В | Successor Code (Branch to E if true) | |
| С | Partially Live Code for False | |
| D | GroupBlockExit (to False Destination) | |
| Е | Partially Live Code for True | |
| F | GroupBlockExit (to True Destination) | |

The instructions planted in section A cover all of the instructions required for the fully live nodes. partial dead code elimination is turned off, or if no partially live nodes could be found, the fully live nodes from section A will represent all of the IR nodes for the block (except the successor). The instructions planted in section B implement the functionality of the successor The code generation path will then either fall through to C (if the branch condition is 'false') or jump (if the branch condition is 'true'). implementation of partial dead code elimination, the instructions planted in section D would immediately follow the successor code. However, when implementing partial dead code elimination, the partially live nodes for the false path need to be executed before a jump to the false destination occurs. Similarly, without partial dead code first instruction address of the elimination. the generated in section F would have normally been the destination of the successor when the condition was true, but, when implementing partial dead code elimination, the

partially live nodes for the true path in section E must first be executed.

When both successor branches are in the same group block, synchronization code may need to be generated. number of factors may influence the order in which code is planted when both successors are in the same group block, such as whether each successor has been translated yet or which successor has the higher execution count. planted when both successors are in the same group block will generally be same as described above when neither successor is in the group block, except that partially before generated the live nodes must now be The code synchronization code (if any) is generated. planted for a block that ends in a non-computed branch, with both successors being in the same group block, is generated according to the order in the following Table 4:

10

15

| TABLE 4 | | | |
|---------|--------------------------------------|---|--|
| Order | Code Planted | | |
| A | Fully Live Code | | |
| В | Successor Code (Branch to F if true) | | |
| С | Partially Live Code for False | | |
| D | Synchronization Code | | |
| Е | Branch Internally | | |
| F | Partially Live Code for True | | |
| G | Synchronization Code | | |
| Н | Branch Internally | - | |

20 When one of the successor branches of the non-computed branch is in the same group block and the other successor branch is external to the group block, the partially live code for the nodes within the same group block is handled as described above in connection with when both successors are in the same group block.

For the external successor, the partially live code for the external successor will sometimes be planted inline before the GroupBlockExit and sometimes in the group block's epilogue section. The partially live code that is meant to be in the epilogue is generated inline and then copied to a temporary area in the epilogue object. The instruction pointer is reset and the state is restored afterwards, to allow the code that should go inline to write over it. When the times comes to generate the epilogue, the code is copied from the temporary area and into the epilogue in the appropriate place.

In order to implement the code generation for the partially live nodes, a nodeGenerate() function, which has the same functionality as the loop in traverseGenerate(), is utilized to generate each of the three sets of nodes. To ensure that the correct set is generated each time, the nodeGenerate() function ignores nodes that have deadCount that matches their refCount. Accordingly, the nodeGenerate() is called first time the fully live nodes traverseGenerate()) only the are generated. Once the successor code has been generated, the two sets of partially live nodes can be generated by to zero just before deadCounts setting their nodeGenerate() is called again.

Lazy Byteswapping Optimization

10

15

20

25

Another optimization implemented in a preferred embodiment of the translator 19 is "lazy" byteswapping.

According to this technique, optimization is achieved by preventing consecutive byteswap operations within an

intermediate representation (IR) of a basic block from being performed, such that consecutive byteswap operations are optimized away. This optimization technique is applied across basic blocks within a group block so that byteswap operations are delayed and are only applied at the time when the byteswapped values are to be used.

Byteswapping refers to the switching of the positions of the bytes within a word so as to reverse the order of the bytes in the word. In this manner, the positions of the first byte and the last byte are switched and the positions of the second byte and the second-to-last byte are switched. Byteswapping is necessary when words are used on a big-endian computing environment which were created for a little-endian computing environment or vice Big-endian computing environments store words in memory in MSB order, meaning that the most significant byte of a word has the first address. Little-endian computing environments store words in memory in LSB order, meaning that the least significant byte of a word has the first address.

10

15

20

25

30

Any given architecture is either little or big-endian. Therefore, for given subject/target processor any architecture pairing for the translator, it must determined when a particular translator application being compiled whether the subject processor architecture and the target processor architecture possess the same endian-ness. The data is arranged in memory in subjectendian format for the subject processor architecture to in order for the target-endian understand. Thus, processor architecture to understand the data, the target processor architecture must either have the same endian-

ness as the subject processor architecture or, if different, any data which is loaded from or stored to memory must be byteswapped to the target-endian format. If the endian-ness of the subject processor architecture and the target processor architecture are different, the translator must invoke byteswapping. For instance, in the situation where thesubject target and processor architecture are different, when reading a particular word of data out of memory, the ordering of the bytes must be switched before performing any operations such that the bytes are in the order the target processor architecture would expect. Similarly, where there is a particular word of data which has been calculated and needs to be written out to memory, the bytes must be swapped again to put them in the order expected by the memory.

10

15

20

25

30

Lazy byteswapping refers to a technique performed by the present translator 19 of delaying a byteswap operation from being performed on a word until the value is actually being used. By delaying the byteswap operation on a word until its value is actually utilized, it can be determined if consecutive byteswap operations are present in the IR of a block and thus can be eliminated from the target code which is generated. Performing a byteswap twice on the same word of data yields no net effect and merely reverses the order of the bytes of the word twice, thus returning the order of the bytes in the word back to their original Lazy byteswapping allows an optimization to be performed of removing consecutive byteswap operations from the IR, thus eliminating the need to generate target code for these consecutive byteswap operations.

As described previously in connection with the generation of the IR tree by the translator 19, when generating the IR of a block, each register definition is a tree of IR nodes. Each node is known as an expression. Each expression potentially has a number of children nodes. For the purposes of providing a simple example of these terms, if a register is defined as '3+4', its top level expression is a '+', which has two children, namely a '3' and a '4.' The '3' and '4' are also expressions, but they have no children. A byteswap is a type of expression that has one child, namely the value which is to be byteswapped.

10

With reference to FIG. 12, a preferred method for employing the lazy byteswapping optimization technique is 15 illustrated. When in group block mode, the IR of a block is examined in step 100 to locate each subject register definition, where, for each subject register definition, it is determined if its top-level expression is a byteswap 20 in step 102. Lazy byteswapping optimization applied to subject register definitions which do not possess a byteswap operation as its top-level expression If the top-level expression is a byteswap, (step 104). then the byteswap expression is removed from the IR in step 106 and a lazy byteswap flaq for this register is 25 indication that The the byteswap is essentially refers to the register being redefined to be the child of the byteswap with the byteswap expression This results in the value defined to being discarded. the opposite byte order 30 register being in expected. It must be remembered that this is the case, because a byteswap must be performed before the value in the register can properly be used.

provide indication that the byteswap In order expression has been removed and that value defined to this register is in the opposite byte order as expected, a lazy byteswap flag is set for that register. There is a flag, i.e. a Boolean value, associated with each register, describing whether the value in that register is in the correct byte order or the opposite byte order. value in a register is desired to be used and that register's lazy byteswap flag is set (i.e., the flag's Boolean value is toggled to 'true'), the value in the register must first be byteswapped before it can be used. By applying this optimization illustrated in FIG. byteswap expressions are removed from the IR in a way that the byteswap operations can be delayed until the value in the register is actually used. The semantics of this optimization allow byteswaps to be delayed at the point they are loaded from memory until the point where values are actually used. If the point when the values are used happens to be a store back to memory, a savings is from the optimization resulting from provided two consecutive byteswaps being able to be removed.

10

15

20

25

30

Once a register that has its lazy byteswap flag set as 'true' is referenced, the IR must be modified to insert a byteswap expression above the referenced expression in the IR of the block. If another byteswap expression is adjacent to the inserted byteswap expression in the IR, an optimization is applied to prevent either byteswap operation from being generated in the target code.

Whenever a new value is stored to a register, the lazy byteswap state of that register is then cleared, meaning

that the Boolean value for the lazy byteswap flag for that register is set to 'false.' When the lazy byteswap flag is set to 'false,' a byteswap does not need to be performed before the value in the register is used, since the value in the register is already in the correct byte order expected by the target processor architecture. A 'false' lazy byteswap state is the default state for all register definitions, such that flags should be set to reflect this default state whenever a register is defined.

10

15

20

25

30

lazy byteswap state is the set of all The byteswap flags for each of the registers in the IR. any given time, registers will either be 'set' (their Boolean value being 'true') or 'cleared' (their Boolean value being 'false') to indicate the current state of each of the registers. The exit state of a given block within a group block (i.e., the set of lazy byteswap flags) is copied as the entry state for the next block within a hot As described in detail path through the group block. hereinabove, a group block consists of a collection of basic blocks which are connected together in some way. When a group block is executed, a path through the different basic blocks is followed with each basic block being executed in turn until exiting the group block. a given group block, there may be a number of possible execution paths through its various basic blocks, where a so-called 'hot path' is the path followed most frequently The 'hot path' is preferably through the group block. favored over the other paths through the group block when optimization is performed due to its frequent usage. this end, when a group block is generated, the blocks along the 'hot path' are generated 'first', setting the entry byteswap state of each block in the hot path to

equal the exit state of the previous block in the hot path.

In the situation where one of the valid paths loops back to a basic block having code for that block which has already been generated, it must be ensured that current lazy byteswap state of the registers is as this expects before this generated code is executed. This precondition is encoded in the entry lazy byteswap state for that block by planting synchronization code between the blocks on colder paths. Synchronization is the act of moving from the exit state of a current basic block to the entry state of the next block. each register, the lazy byteswap flags must be examined between blocks to determine if they are the same. is required to be done if the lazy byteswap flags are the same, whereas, if different, the value currently that register must be byteswapped.

When returning from group block mode to basic block mode, the lazy byteswap state is rectified. Rectification is the synchronization from the current state to a null state where all lazy byteswap flags are cleared as group block mode is exited.

. 25

30

10

15

lazy byteswapping optimization can utilized for loads and stores in floating point registers, results in, even greater savings optimization of floating due to the expense byteswaps. In the situation where single precision floating point numbers are required by the code to be loaded, the single-precision floating point loads must be byteswapped and then immediately converted to a double precision number. Similarly, the reverse conversion must be performed whenever the code requires a single precision number to be later stored. To account for these situations for floating point stores and loads, an extra flag in the compatibility tag for each floating point register is provided, allowing both the byteswap and the conversion to be lazily performed (i.e., delayed until the value is required).

When a lazily byteswapped register is referenced, such 10 that a byteswap operation is planted above the referenced register as described above, a further optimization is to write the byteswapped value back to the register and to clear the lazy byteswap flag. This type of optimization, referred to as a writeback mechanism, is effective when 15 the contents of a register are repeatedly used. purpose of implementing the lazy byteswapping optimization is to delay the actual byteswapping operation until it is necessary to use the value, where this delay is effective in reducing target code if the value in the register is 20 never utilized or if consecutive byteswap operations can However, once the contents of the be optimized away. register are actually used, the byteswap operation which had been delayed must then be performed and the savings byteswapping longer exist. 25 provided by lazy no when lazy byteswapping optimization Furthermore, already been implemented and if the value in the register is repeatedly used in multiple subsequent blocks, then the value in the register would have the wrong-endian value and would need a byteswap operation planted before each 30 use, thus requiring multiple byteswap operations. could lead to inefficient target code that performs worse

lazy byteswapping optimization had not than if implemented.

order to avoid this inefficient target 5 generation which could result from multiple byteswap operations being performed on the same register value, the byteswapping optimization further includes writeback mechanism for redefining a register to its target-endian value as soon as a first byteswap operation <u>1</u> 0 is required to be performed on the value in the register, such that the byteswapped value is written back to the The lazy byteswap flag for this register is register. also cleared at this time to signify that the register contains its expected target-endian value. This results in the register being in its rectified target-endian state for each of the subsequent blocks, and the overall target code efficiency is the same as if the lazy byteswapping optimization had never been applied. In this way, byteswapping optimization always results in target code being generated which is at least as efficient, if not more so, than target code generated without implementing lazy byteswapping optimization.

15

20

FIGS. 14A-14C provide an example of lazy byteswapping optimization as described above. The subject code 200 is 25 shown in FIG. 13A of the example as pseudo-code rather than machine code from any particular architecture in order to simplify the example. The subject code 200 describes looping round a number of times, loading a value into register r3, and then storing that value back out. A 30 group block 202 is generated to include two basic blocks, Block 1 and Block 2, illustrated in FIG. 13A implementing the lazy byteswapping mechanism,

intermediate representation (IR) generated for the two basic blocks would appear as shown in FIG. 13B. For simplicity, the IR for setting the condition register based on register r1 is not shown in this diagram.

5

10

15

20

25

30

Once the IR for Blocks 1 and 2 have been created, the register definition list is examined looking for byteswaps as the top-level node of the definition. In doing so, would be discovered that the top-level node 204 register r3 has been defined as a byteswap (BSWAP). The definition of register r3 is altered to be that of the child of the byteswap node 204, namely the LOAD node 206, where it must be remembered that lazy byteswapping has been invoked. In the IR for Block 2, it can be seen that referenced by node 208. register r3 Since lazy is the definition has been invoked in byteswapping a byteswap be planted above this registerr3, must reference before it can be used, as shown by the inserted byteswap (BSWAP) node 214 in FIG. 13C. In this situation, there are now two consecutive byteswaps, BSWAP node 210 and BSWAP node 214 appearing in the IR for Block 2. byteswapping optimizations would then fold both of these byteswaps 210 and 214 away such that the byteswap expression would be removed from the IR for both Block 1 As a result of this and Block 2, as shown in FIG. 13C. lazy byteswapping optimization, the byteswap 204 on the LOAD node 206 (which is in a loop and would be executed multiple times) and the byteswap 210 associated with the store node 212 in Block 2 would be removed from the IR, thus achieving great savings by eliminating these byteswap operations from being generated into target code.

Interpreter

5

10

15

20

illustrative apparatus for implementing various novel interpreter features in conjunction with in FIG. 14. translator features is shown including target processor 13 target illustrates a registers 15 together with memory 18 storing a number of software components 19, 20, 21 and 22. The software components include the translator code 19, the operating system 20, the translated code 21 and the interpreter code It should be noted that the apparatus illustrated in the translator substantially similar to is apparatus illustrated in FIG. 1, except that additional novel interpreter functions are added by the interpreter code 22 in the apparatus of FIG. 14. The components of FIG. 14 function identically to their similarly numbered components described with respect to FIG. 1, such that a description of these similarly numbered components will be from the description of FIG. 14 unnecessarily repetitive. The discussion of FIG. 14 below focus on the additional interpreter functions provided.

execute subject code 17 on the target processor 13, the translator 19 translates blocks of subject code 17 into translated code 21 for execution by the target processor 13. In certain situations, it may be more beneficial to interpret portions of the subject code 17 to execute them directly without first translating the subject code 17 into translated code 21 for execution. Interpreting the subject code 17 can save memory by eliminating the need to store the translated code 21 and further improve latency

figures by avoiding delays caused from awaiting for subject code 17 to be translated. Interpreting subject 17 is typically slower than simply running translated code 21, because the interpreter 22 must analyze each statement in the subject program each time it is executed and then perform the desired action whereas the translated code 21 just performs the action. This runas "interpretive overhead." time analysis is known Interpreting code is especially slower than translating code for portions of subject code which are executed a large number of times, such that the translated code could without requiring translation each However, interpreting subject code 17 can be faster than the combination of both translating the subject code 17 into translated code 21 and then running the translated code 21 for portions of subject code 17 which are executed only a small number of times.

10

15

In order to optimize the efficiency of running subject code 17 on the target processor 13, the apparatus embodied 20 in FIG. 14 utilizes a combination of an interpreter 22 and a translator 19 to execute respective portions of the subject code 17. A typical machine interpreter supports an entire instruction set of that machine along with input/output capabilities. However, such typical machine interpreters are quite complex and would be even more complex if required to support the entire instruction set of a plurality of machines. In a typical application program embodied in subject code, a large number of blocks 30 of subject code (i.e., basic blocks) will utilize only a small subset of the instruction set of a machine on the subject code is designed to be executed.

the interpreter described in this 22 Therefore, preferably a simple interpreter is embodiment supports only a subset of the possible instruction set for the subject code 17, namely supporting the small subset of the instructions utilized over a large number of basic The ideal situation for blocks of subject code 17. utilizing the interpreter 22 is when the majority of the basic blocks of subject code 17 which can be handled by the interpreter 22 are executed only a small number of The interpreter 22 is particularly beneficial in times. these situations, because a large number of blocks of subject code 17 never have to be translated by the translator 19 into translated code 21.

10

Figure 15 provides a illustrative method by which the 15 apparatus of Figure 14 determines whether to interpret or translate respective portions of the subject code 17. Initially, when analyzing the subject code 17, it determined in step 300 whether the interpreter 22 supports the subject code 17 to be executed. The interpreter 22 20 may be designed to support subject code for any number of possible processor architectures, including but limited to PPC and X86 interpreters. If the interpreter 22 fails to support the subject code 17, the subject code 17 is translated in step 302 by the translator 19 as 25 described above in association with the other embodiments In order to allow the present invention. interpreter 22 to function equivalently for all types of subject code 17, a NullInterpreter (i.e., an interpreter that does nothing) can be used for unsupported subject 30 code so that unsupported subject code does not have to be treated specially. For subject code 17 which is supported by the interpreter 22, a subset of the subject code

instruction set to be handled by the interpreter 22 is determined in step 304. This subset of instructions enables the interpreter 22 to interpret most of subject code 17. The manner of determining the subset of instructions supported by the interpreter 22, referred to hereafter as the interpreter subset of instructions, will described in greater detail hereinafter. interpreter subset of instructions may instructions directed toward a single architecture type or may cover instructions extending over a plurality possible architectures. The interpreter subset instructions will preferably be determined and stored before the actual implementation of the interpreting algorithm of FIG. 15, where the stored interpreter subset of instructions is more likely to be retrieved in step 304.

10

15

20

25

30

Blocks of subject code are analyzed one block at a time in step 306. It is determined in step 308 whether a subject code 17 contains particular block of instructions within the subset of instructions supported If the instructions in the basic by the interpreter 22. block of subject code 17 are covered by the interpreter subset of instructions, then the interpreter 22 determines in step 310 whether the execution count for this block has reached a defined translation threshold. The translation threshold is selected as the number of times that the interpreter 22 can execute a basic block before it becomes less efficient to interpret the block than to translate the basic block. Once the execution count reaches the translation threshold, the block of subject code 17 is translated by translator 19 in step 302. If the execution count is less than the translation threshold, the

interpreter 22 interprets the subject code 17 in that block on an instruction-by-instruction basis in step 312. Control then returns to step 306 to analyze the next basic block of subject code. If the analyzed block contains instructions which are not covered by the interpreter 22 subset of instructions, the block of subject code 17 is marked as uninterpretable and is translated by translator 19 in step 302. In this manner, respective portions of the subject code 17 will either be interpreted or translated as appropriate for optimal performance.

10

15

20

Using this approach, the interpreter 22 will interpret the basic block of subject code 17 unless the basic block is marked as uninterpretable or its execution count has already reached the translation threshold, where the basic block will be translated in those instances. In some situations, the interpreter 22 will be running code and encounter a subject address in the subject code that has been marked as uninterpretable or has an execution counter that has reached the translation threshold (typically stored at branches), such that the translator 19 will translate the next basic block in these instances.

It should be noted that interpreter 22 creates no
25 basic block objects in order to save memory, and execution
counts are stored in cache rather than in basic block
objects. Every time the interpreter 22 comes across a
supported branch instruction, the interpreter 22
increments the counter associated with the address of the
30 branch target.

The interpreter subset of instructions set may be determined in a variety of possible manners and may be

variably selected based upon the performance tradeoff to obtain between interpreting and translating interpreter 22 instruction subset Preferably, the obtained quantitatively prior to analyzing the subject with by measuring the frequencies 17 instructions are found across a set of selected program While any program application applications. are preferably carefully selected selected. they comprise distinctly different types to cover a broad spectrum of instructions. For example, the applications may include Objective C applications (e.g., Safari), Carbon applications (e.g., the Office Suite), widely-used applications (e.g., Adobe, Macromedia), or any other types of program applications. An instruction subset is then selected that provides the highest basic block coverage across the selected applications, meaning that this instruction subset provides the highest number of complete basic blocks that can be interpreted using this instruction subset. While the instructions which entirely cover the largest number of basic blocks are not necessarily the same as the most frequently executed or translated instructions, but the resulting instruction subset will correspond roughly to the instructions that have been executed or translated most frequently. interpreter 22 instruction subset is preferably stored in memory and called upon the interpreter 22.

10

15

20

25

30

By performing experimentation on a specific selected program application and also through the use of models, the inventors of the present invention found that the correlation between the most frequently translated instructions (out of a total of 115 instructions for the specifically tested application) and the number of basic

blocks which would be interpretable using the most frequently translated instructions can be represented according to the following table:

| Instruction Set (of 115) | Interpretable blocks | | |
|--------------------------|----------------------|--|--|
| 20 top translated | 70% | | |
| 30 top translated | 82% | | |
| 40 top translated | 90% | | |
| 50 top translated | 94% | | |

5

10

15

determined from Ιt can these results that approximately 80-90% of the basic blocks of subject code 17 could be interpreted by the interpreter 22 using only the 30 most frequently translated instructions. Furthermore, blocks that have a lower execution count are given a higher priority for interpreting, since one of the advantages provided through the use of the interpreter 22 By selecting the 30 most frequently is to save memory. translated instructions, it was further found that 25% of the interpretable blocks were executed only once and 75% of the interpretable blocks were executed 50 or less times.

order to estimate the savings provided 20 interpreting the most frequently translated instructions, of example only, by way an assumed translating 'average' basic block of an instructions of approximately 50 µs and executing subject instruction in such a basic block taking 15ns, the 25 estimations contained in the following table illustrate about how well the interpreter 22 will have to perform in order to provide significant benefit based on using the 30 top translated instructions for the interpreter 22:

| Interpreter speed relative to | Max Translation | Proportion of blocks | |
|-------------------------------|-----------------|----------------------|--|
| translated speed | Threshold | never translated | |
| < 10x slower | 300 executions | 74% | |
| < 20x slower | 150 executions | 71% | |
| < 30x slower | 100 executions | 68% | |
| < 60x slower | 50 executions | 62% | |

The maximum translation threshold is set to equal the number of times the interpreter 22 can execute a block before the cost outweighs the cost of translating the block.

5

10

15

20

25

The particular interpreter subset of instructions selected from subject code instruction set can be variably according to desired operation of interpreting and translating functions. Further, it also important to include specialized pieces of subject code 17 in the interpreter 22 instruction subset which should be interpreted as opposed to being translated. specialized piece of subject code particularly required to be interpreted is called a trampoline, often used in OSX applications. Trampolines are small pieces of run-time. code which are dynamically generated at Trampolines are sometimes found in high-level language (HLL) and program-overlay implementations (e.g., on the Macintosh), that involve on-the-fly generation of small executable code objects to do indirection between code Under BSD and possibly in other Unixes, trampoline code is used to transfer control from the kernel back to user mode when a signal (which has had a handler installed) is sent to a process. If trampolines are not interpreted, a partition must be created for each trampoline, resulting in exceedingly high memory usage.

By using an interpreter 22 capable of handling a the most frequently translated certain percentage of instructions (i.e., the top 30), the interpreter 22 was found to interpret around 80% of all basic blocks of By setting the subject code in the test programs. translation threshold to between 50 and 100 executions while preventing the interpreter from not being more than 20 times slower per block of subject instructions than a translated block, 60-70% of all basic blocks will never be This provides a significant 30-40% savings in translated. memory as a result of reduced target code 21 which is Latency may also improve by delaying never generated. work that might be unnecessary.

Although a few preferred embodiments have been shown and described, it will be appreciated by those skilled in the art that various changes and modifications might be made without departing from the scope of the invention, as defined in the appended claims.

20

25

30

15

10

Attention is directed to all papers and documents which are filed concurrently with or previous to this specification in connection with this application and which are open to public inspection with this specification, and the contents of all such papers and documents are incorporated herein by reference.

All of the features disclosed in this specification (including any accompanying claims, abstract and drawings), and/or all of the steps of any method or process so disclosed, may be combined in any combination, except combinations where at least some of such features and/or steps are mutually exclusive.

Each feature disclosed in this specification (including any accompanying claims, abstract and drawings) may be replaced by alternative features serving the same, equivalent or similar purpose, unless expressly stated otherwise. Thus, unless expressly stated otherwise, each feature disclosed is one example only of a generic series of equivalent or similar features.

The invention is not restricted to the details of the foregoing embodiment(s). The invention extends to any novel one, or any novel combination, of the features disclosed in this specification (including any accompanying claims, abstract and drawings), or to any novel one, or any novel combination, of the steps of any method or process so disclosed.

Claims

 A method of translating a plurality of basic blocks of program code, comprising:

5

decoding a plurality of basic blocks of program code;

generating an intermediate representation for each of said basic blocks of program code;

10

performing a partial dead code elimination optimization on said intermediate representation to generate an optimized intermediate representation; and

- 15 generating target code from said optimized intermediate representation.
- 2. The method of claim 1, wherein the partial dead code elimination optimization is performed on basic blocks ending in non-computed branches or computed jumps.
 - 3. The method of claim 1 or 2, wherein the partial dead code elimination optimization comprises:
- identifying partially dead register definitions within a basic block;

applying a recursive marking algorithm to mark the child nodes of identified partially dead register definitions to produce a set of partially dead nodes;

performing code motion optimization algorithm to generate an optimized intermediate representation providing an optimized order for generating target code.

5 4. The method of claim 3, wherein the partially dead register definition identifying step comprises:

for a register definition in a basic block, performing liveness analysis of said register definition in successor basic blocks containing said non-computed branches or computed jumps; and

identifying said register definition as being partially dead if said register definition is dead in at least one successor basic block and live in at least one other successor basic block.

5. The method of claim 4, further comprising forming a set of identified partially dead register definitions.

6. The method of claim 5, further comprising applying a recursive marking algorithm to identify partially dead child nodes in the intermediate representation of identified partially dead register definitions.

25

30

20

- 7. The method of claim 6, wherein said recursive marking algorithm identifies a node in the intermediate representation as a partially dead child node by ensuring that the node is not referenced by either a live node or a live register definition.
- 8. The method of claim 6 or 7, wherein said recursive marking algorithm identifies partially dead child nodes as

those nodes which are only referenced in the intermediate representation by other partially dead nodes or partially dead register definitions.

5 9. The method of claim 6, 7 or 8, wherein said recursive marking algorithm includes the steps of:

determining a dead count for a child node, wherein the dead count is the number of partially dead nodes referencing the child node in the intermediate representation;

determining a reference count for the child node, wherein the reference count is the number of references to the child node in the intermediate representation; and

identifying a child node as a partially dead when its dead count equals its reference count.

- 20 10. The method of any of claims 6 to 9, wherein said recursive marking algorithm further recursively identifies whether the child nodes of identified partially dead child nodes are also partially dead.
- 25 11. The method of any of claims 3 to 10, wherein the code motion optimization algorithm comprises:

for each identified partially dead register definition:

30

15

determining a path of nodes in the intermediate representation for said partially dead register definition which are live,

discarding the nodes in the intermediate representation for said partially dead register definition which are dead, and

5

10

determining partially live paths of nodes in the intermediate representation for said partially dead register definition and moving corresponding nodes into said partially live paths, wherein the nodes in the partially live paths are partially dead nodes, further wherein a partially live path of nodes exists for each respective branch or jump.

- 12. The method of claim 11, wherein each node in the intermediate representation includes an associated variable which identifies with which partially live path of nodes it is associated.
- 13. The method of claim 11 or 12, wherein said target20 code generating step comprises:

initially generating target code for all fully live nodes of a partially dead register definition; and

- next generating target code for said partially live paths of nodes in the intermediate representation for said partially dead register definition.
- 14. The method of claim 11, 12 or 13, wherein the code motion optimization algorithm further prevents consecutive load and store operations in the intermediate representation from being moved into one of the partially live paths.

15. The method of any of claims 3 to 14, further comprising the step of performing a load-store aliasing optimization.

5

16. A computer-readable storage medium having software resident thereon in the form of computer-readable code executable by a computer to perform the following steps to translate a plurality of basic blocks of program code:

10

decoding a plurality of basic blocks of program code;

generating an intermediate representation for each of said basic blocks of program code;

15

performing a partial dead code elimination optimization on said intermediate representation to generate an optimized intermediate representation; and

- generating target code from said optimized intermediate representation.
- 17. The computer-readable storage medium of claim 16, wherein the partial dead code elimination optimization is performed on basic blocks ending in non-computed branches or computed jumps.
- 18. The computer-readable storage medium of claim 16 or 17, wherein the partial dead code elimination optimization comprises:

identifying partially dead register definitions within a basic block;

applying a recursive marking algorithm to mark the child nodes of identified partially dead register definitions to produce a set of partially dead nodes;

performing code motion optimization algorithm to generate an optimized intermediate representation providing an optimized order for generating target code.

5

10 19. The computer-readable storage medium of claim 18, wherein the partially dead register definition identifying step comprises:

for a register definition in a basic block, performing
liveness analysis of said register definition in successor
basic blocks containing said non-computed branches or
computed jumps; and

identifying said register definition as being partially dead if said register definition is dead in at least one successor basic block and live in at least one other successor basic block.

- 20. The computer-readable storage medium of claim 19, 25 said computer-readable code further executable for forming a set of identified partially dead register definitions.
- The computer-readable storage medium of claim 20, 21. computer-readable code further executable identify applying a recursive marking algorithm to 30 dead child nodes in the intermediate partially identified partially dead register representation of definitions.

- 22. The computer-readable storage medium of claim 21, wherein said recursive marking algorithm identifies a node in the intermediate representation as a partially dead child node by ensuring that the node is not referenced by either a live node or a live register definition.
- 23. The computer-readable storage medium of claim 22, wherein said recursive marking algorithm identifies partially dead child nodes as those nodes which are only referenced in the intermediate representation by other partially dead nodes or partially dead register definitions.
- 15 24. The computer-readable storage medium of claim 21, 22 or 23, wherein said recursive marking algorithm includes the steps of:

determining a dead count for a child node, wherein the 20 dead count is the number of partially dead the child node in the intermediate referencing representation;

determining a reference count for the child node,
wherein the reference count is the number of references to
the child node in the intermediate representation; and

identifying a child node as a partially dead when its dead count equals its reference count.

25. The computer-readable storage medium of any of claims 21 to 24, wherein said recursive marking algorithm further recursively identifies whether the child nodes of

30

identified partially dead child nodes are also partially dead.

26. The computer-readable storage medium of any of claims 18 to 25, wherein the code motion optimization algorithm comprises:

for each identified partially dead register definition:

10

30

determining a path of nodes in the intermediate representation for said partially dead register definition which are live,

discarding the nodes in the intermediate representation for said partially dead register definition which are dead, and

determining partially live paths of nodes in the intermediate representation for said partially dead register definition and moving corresponding nodes into said partially live paths, wherein the nodes in the partially live paths are partially dead nodes, further wherein a partially live path of nodes exists for each respective branch or jump.

- 27. The computer-readable storage medium of claim 26, wherein each node in the intermediate representation includes an associated variable which identifies with which partially live path of nodes it is associated.
- 28. The computer-readable storage medium of claim 26 or 27, wherein said target code generating step comprises:

initially generating target code for all fully live nodes of a partially dead register definition; and

- next generating target code for said partially live paths of nodes in the intermediate representation for said partially dead register definition.
- 29. The computer-readable storage medium of claim 26, wherein the code motion optimization algorithm further prevents consecutive load and store operations in the intermediate representation from being moved into one of the partially live paths.
- 15 30. The computer-readable storage medium of any of claims 18 to 29, further comprising the step of performing a load-store aliasing optimization.
 - 31. In combination:

20

25

a target processor; and

translator code for translating a plurality of basic blocks of program code, said translator code comprising code executable by said target processor for performing the following steps:

decoding a plurality of basic blocks of program code;

generating an intermediate representation for each of said basic blocks of program code;

performing a partial dead code elimination optimization on said intermediate representation to generate an optimized intermediate representation; and

- 5 generating target code from said optimized intermediate representation.
- 32. The combination of claim 31, wherein the partial dead code elimination optimization is performed on basic blocks ending in non-computed branches or computed jumps.
 - 33. The combination of claim 32, wherein the partial dead code elimination optimization comprises:
- identifying partially dead register definitions within a basic block;

applying a recursive marking algorithm to mark the child nodes of identified partially dead register definitions to produce a set of partially dead nodes;

performing code motion optimization algorithm to generate an optimized intermediate representation providing an optimized order for generating target code.

25

34. The combination of claim 33, wherein the partially dead register definition identifying step comprises:

for a register definition in a basic block, performing
liveness analysis of said register definition in successor
basic blocks containing said non-computed branches or
computed jumps; and

identifying said register definition as being partially dead if said register definition is dead in at least one successor basic block and live in at least one other successor basic block.

5

35. The combination of claim 34, said translator code further comprising code executable by said target processor for forming a set of identified partially dead register definitions.

10

15

- 36. The combination of claim 35, said translator code further comprising code executable by said target processor for applying a recursive marking algorithm to identify partially dead child nodes in the intermediate representation of identified partially dead register definitions.
- 37. The combination of claim 36, wherein said recursive marking algorithm identifies a node in the intermediate representation as a partially dead child node by ensuring that the node is not referenced by either a live node or a live register definition.
- 38. The combination of claim 36 or 37, wherein said recursive marking algorithm identifies partially dead child nodes as those nodes which are only referenced in the intermediate representation by other partially dead nodes or partially dead register definitions.
- 30 39. The combination of claim 38, wherein said recursive marking algorithm includes the steps of:

determining a dead count for a child node, wherein the dead count is the number of partially dead nodes referencing the child node in the intermediate representation;

5

determining a reference count for the child node, wherein the reference count is the number of references to the child node in the intermediate representation; and

- identifying a child node as a partially dead when its dead count equals its reference count.
- 40. The combination of any of claims 36 to 39, wherein said recursive marking algorithm further recursively identifies whether the child nodes of identified partially dead child nodes are also partially dead.
 - 41. The combination of any of claims 33 to 40, wherein the code motion optimization algorithm comprises:

20

for each identified partially dead register definition:

determining a path of nodes in the intermediate representation for said partially dead register definition which are live,

discarding the nodes in the intermediate representation for said partially dead register definition which are dead, and

determining partially live paths of nodes in the intermediate representation for said partially dead

register definition and moving corresponding nodes into said partially live paths, wherein the nodes in the partially live paths are partially dead nodes, further wherein a partially live path of nodes exists for each respective branch or jump.

5

10

25

- The combination of claim 41, wherein each node in the intermediate representation includes an associated variable which identifies with which partially live path of nodes it is associated.
- 43. The combination of claim 41 or 42, wherein said target code generating step comprises:
- initially generating target code for all fully live nodes of a partially dead register definition; and

next generating target code for said partially live paths of nodes in the intermediate representation for said partially dead register definition.

- 44. The combination of claim 41, 42 or 43 wherein the code motion optimization algorithm further prevents consecutive load and store operations in the intermediate representation from being moved into one of the partially live paths.
- 45. The combination of any of claims 33 to 44, said translator code further comprising code executable by said target processor for performing a load-store aliasing optimization.

- 46. A method of translating a plurality of basic blocks of program code, substantially as hereinbefore described with reference to the accompanying drawings.
- A computer-readable storage medium having software resident thereon in the form of computer-readable code executable by a computer to translate a plurality of basic blocks of program code, substantially as hereinbefore described with reference to the accompanying drawings.

10

15

48. In combination, a target processor and translator code comprising code executable by said target processor for translating a plurality of basic blocks of program code, substantially as hereinbefore described with reference to the accompanying drawings.


ABSTRACT

PARTIAL DEAD CODE ELIMINATION OPTIMIZATIONS FOR PROGRAM CODE CONVERSION


improved method and apparatus for performing An and, is provided more 10 program code conversion particularly, for generating improved intermediate representations for use in program code conversion. During program code conversion, a partial dead code technique elimination optimization is implemented 15 identify partially dead register definitions within a block of program code being translated. The partial dead code elimination is an optimization to the intermediate representation in the form of code motion for blocks of program code ending in non-computed branches or computed jumps, where target code for all dead child nodes of a 20 partially dead register definition is prevented from being generated and target code for partially dead child nodes of a partially dead register definition is delayed from being generated until after target code is generated for all fully live child nodes for the partially dead register 25 definition.


[Figure 1]

5



F16. 1





BASIC BLOCK DATA STRUCTURE & BASIC BLOCK CACHE

F16.3

5/17 CALCULATE. EXECTION RETURN SUBJECT RANSLATION) TRANSLATOR) NO 50BJET ADDRETS IN BE TRANSCATE 77 NO. CONDITION MATCH MANSLAFE BB LES EXECUTE ARGET CODE AT ADDRE TARGET F/G. 5 ISOBLOCKING

GROUP

BLOCKS

DETFINE MEMBER BLOCKS ORDER BLOCKS, GLOBAL DEAD CODE EZIMINATION GLOBAL REGISTER ALLOCATION TARGET GENERATION

F16. 6




FIG. 7

....S PAGE BLANK (USPTO)




FIG. 8






FIG. 9








FIG. 11

FIG. 12




FIG. 13A

Subject Code

200

LABEL1 r3 := LOAD(r2 + 24)
r1 := r1 -1
CMP r1 0
BC LABEL1
STORE 16(r5) r3

Group Block





FIG. 13B

Block I IR Without Lazy Byteswapping



Block 2 IR Without Lazy Byteswapping





FIG. 13C

Block 2 IR With Lazy Byteswapping







FIG. 14






FIG. 15

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

| □ BLACK BORDERS |
|---|
| ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES |
| FADED TEXT OR DRAWING |
| ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING |
| ☐ SKEWED/SLANTED IMAGES |
| ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS |
| ☐ GRAY SCALE DOCUMENTS |
| ☐ LINES OR MARKS ON ORIGINAL DOCUMENT |
| ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY |
| O OTHER. |

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.